Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: based on the xilinx ise and use verilog HDL language to achieve the purposes that control the uart.
 Downloaders recently: [More information of uploader 尚文东]
 To Search:
File list (Check if you may need any files):
 

uart
....\ipcore_dir
....\iseconfig
....\.........\my_uart_top.xreport
....\.........\uart.projectmgr
....\my_uart_top.cmd_log
....\my_uart_top.lso
....\my_uart_top.ngc
....\my_uart_top.ngr
....\my_uart_top.prj
....\my_uart_top.stx
....\my_uart_top.syr
....\my_uart_top.v
....\my_uart_top.xst
....\my_uart_top_envsettings.html
....\my_uart_top_summary.html
....\my_uart_top_xst.xrpt
....\uart.gise
....\uart.xise
....\webtalk_pn.xml
....\xst
....\...\dump.xst
....\...\........\my_uart_top.prj
....\...\projnav.tmp
....\...\work
....\...\....\work.sdbl
....\...\....\work.sdbx
....\_xmsgs
....\......\pn_parser.xmsgs
....\......\xst.xmsgs
    

CodeBus www.codebus.net