Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: asyn_fifo2 Download
 Description: Using Verilog language, the use of FPGA IP core internal FIFO module, serial data transmission
 Downloaders recently: [More information of uploader 杨增健]
 To Search:
File list (Check if you may need any files):
 

asyn_fifo2
..........\asyn_fifo2.qpf
..........\asyn_fifo2.qsf
..........\asyn_fifo2.qws
..........\asyn_fifo2_nativelink_simulation.rpt
..........\db
..........\..\.cmp.kpt
..........\..\altsyncram_at01.tdf
..........\..\alt_synch_pipe_36d.tdf
..........\..\alt_synch_pipe_46d.tdf
..........\..\asyn_fifo2.asm.qmsg
..........\..\asyn_fifo2.asm.rdb
..........\..\asyn_fifo2.asm_labs.ddb
..........\..\asyn_fifo2.cbx.xml
..........\..\asyn_fifo2.cmp.bpm
..........\..\asyn_fifo2.cmp.cdb
..........\..\asyn_fifo2.cmp.hdb
..........\..\asyn_fifo2.cmp.idb
..........\..\asyn_fifo2.cmp.logdb
..........\..\asyn_fifo2.cmp.rdb
..........\..\asyn_fifo2.cmp_merge.kpt
..........\..\asyn_fifo2.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
..........\..\asyn_fifo2.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
..........\..\asyn_fifo2.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
..........\..\asyn_fifo2.db_info
..........\..\asyn_fifo2.eda.qmsg
..........\..\asyn_fifo2.fit.qmsg
..........\..\asyn_fifo2.hier_info
..........\..\asyn_fifo2.hif
..........\..\asyn_fifo2.ipinfo
..........\..\asyn_fifo2.lpc.html
..........\..\asyn_fifo2.lpc.rdb
..........\..\asyn_fifo2.lpc.txt
..........\..\asyn_fifo2.map.ammdb
..........\..\asyn_fifo2.map.bpm
..........\..\asyn_fifo2.map.cdb
..........\..\asyn_fifo2.map.hdb
..........\..\asyn_fifo2.map.kpt
..........\..\asyn_fifo2.map.logdb
..........\..\asyn_fifo2.map.qmsg
..........\..\asyn_fifo2.map.rdb
..........\..\asyn_fifo2.map_bb.cdb
..........\..\asyn_fifo2.map_bb.hdb
..........\..\asyn_fifo2.map_bb.logdb
..........\..\asyn_fifo2.pre_map.hdb
..........\..\asyn_fifo2.pti_db_list.ddb
..........\..\asyn_fifo2.root_partition.map.reg_db.cdb
..........\..\asyn_fifo2.routing.rdb
..........\..\asyn_fifo2.rtlv.hdb
..........\..\asyn_fifo2.rtlv_sg.cdb
..........\..\asyn_fifo2.rtlv_sg_swap.cdb
..........\..\asyn_fifo2.sgdiff.cdb
..........\..\asyn_fifo2.sgdiff.hdb
..........\..\asyn_fifo2.sld_design_entry.sci
..........\..\asyn_fifo2.sld_design_entry_dsc.sci
..........\..\asyn_fifo2.smart_action.txt
..........\..\asyn_fifo2.sta.qmsg
..........\..\asyn_fifo2.sta.rdb
..........\..\asyn_fifo2.sta_cmp.8_slow_1200mv_85c.tdb
..........\..\asyn_fifo2.tiscmp.fastest_slow_1200mv_0c.ddb
..........\..\asyn_fifo2.tiscmp.fastest_slow_1200mv_85c.ddb
..........\..\asyn_fifo2.tiscmp.fast_1200mv_0c.ddb
..........\..\asyn_fifo2.tiscmp.slow_1200mv_0c.ddb
..........\..\asyn_fifo2.tiscmp.slow_1200mv_85c.ddb
..........\..\asyn_fifo2.tis_db_list.ddb
..........\..\asyn_fifo2.tmw_info
..........\..\asyn_fifo2.vpr.ammdb
..........\..\a_graycounter_n5c.tdf
..........\..\a_graycounter_rn6.tdf
..........\..\cmpr_f66.tdf
..........\..\dcfifo_iif1.tdf
..........\..\dffpipe_2v8.tdf
..........\..\dffpipe_3v8.tdf
..........\..\logic_util_heursitic.dat
..........\..\my_pll_altpll.v
..........\..\prev_cmp_asyn_fifo2.qmsg
..........\greybox_tmp
..........\...........\cbx_args.txt
..........\incremental_db
..........\..............\compiled_partitions
..........\..............\...................\asyn_fifo2.db_info
..........\..............\...................\asyn_fifo2.root_partition.cmp.ammdb
..........\..............\...................\asyn_fifo2.root_partition.cmp.cdb
..........\..............\...................\asyn_fifo2.root_partition.cmp.dfp
..........\..............\...................\asyn_fifo2.root_partition.cmp.hdb
..........\..............\...................\asyn_fifo2.root_partition.cmp.logdb
..........\..............\...................\asyn_fifo2.root_partition.cmp.rcfdb
..........\..............\...................\asyn_fifo2.root_partition.map.cdb
..........\..............\...................\asyn_fifo2.root_partition.map.dpi
..........\..............\...................\asyn_fifo2.root_partition.map.hbdb.cdb
..........\..............\...................\asyn_fifo2.root_partition.map.hbdb.hb_info
..........\..............\...................\asyn_fifo2.root_partition.map.hbdb.hdb
..........\..............\...................\asyn_fifo2.root_partition.map.hbdb.sig
..........\..............\...................\a

CodeBus www.codebus.net