Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: sin Download
 Description: Using VHDL language to achieve the following functions: PLL, reset, clock synchronization, frequency divider, counter to generate sine wave, and then scrambling on the filter shaping filter with FIR, finally get the output.
 Downloaders recently: [More information of uploader 猪头]
 To Search:
File list (Check if you may need any files):
 

正弦2
.....\11111.mif
.....\CNT10.bsf
.....\CNT10.vhd
.....\CNT10.vhd.bak
.....\db
.....\..\altsyncram_31b1.tdf
.....\..\altsyncram_cq81.tdf
.....\..\altsyncram_hc81.tdf
.....\..\altsyncram_jc81.tdf
.....\..\altsyncram_lc81.tdf
.....\..\altsyncram_mc81.tdf
.....\..\altsyncram_pc81.tdf
.....\..\altsyncram_u191.tdf
.....\..\altsyncram_vc81.tdf
.....\..\cmpr_vdg.tdf
.....\..\cntr_p9f.tdf
.....\..\cntr_rnf.tdf
.....\..\jin_altpll.v
.....\..\lpm_rom0_altsyncram.v
.....\..\mux_erc.tdf
.....\..\mux_hrc.tdf
.....\..\prev_cmp_zhengxian2.asm.qmsg
.....\..\prev_cmp_zhengxian2.fit.qmsg
.....\..\prev_cmp_zhengxian2.map.qmsg
.....\..\prev_cmp_zhengxian2.qmsg
.....\..\prev_cmp_zhengxian2.sim.qmsg
.....\..\prev_cmp_zhengxian2.sta.qmsg
.....\..\prev_cmp_zhengxian2.tan.qmsg
.....\..\shift_taps_fmm.tdf
.....\..\shift_taps_gmm.tdf
.....\..\shift_taps_hmm.tdf
.....\..\shift_taps_imm.tdf
.....\..\shift_taps_jmm.tdf
.....\..\shift_taps_mmm.tdf
.....\..\wed.wsf
.....\..\zhengxian2.asm.qmsg
.....\..\zhengxian2.asm_labs.ddb
.....\..\zhengxian2.cbx.xml
.....\..\zhengxian2.cmp.bpm
.....\..\zhengxian2.cmp.cdb
.....\..\zhengxian2.cmp.ecobp
.....\..\zhengxian2.cmp.hdb
.....\..\zhengxian2.cmp.kpt
.....\..\zhengxian2.cmp.logdb
.....\..\zhengxian2.cmp.rdb
.....\..\zhengxian2.cmp.tdb
.....\..\zhengxian2.cmp_merge.kpt
.....\..\zhengxian2.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
.....\..\zhengxian2.cuda_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
.....\..\zhengxian2.db_info
.....\..\zhengxian2.eco.cdb
.....\..\zhengxian2.eds_overflow
.....\..\zhengxian2.fit.qmsg
.....\..\zhengxian2.fnsim.hdb
.....\..\zhengxian2.fnsim.qmsg
.....\..\zhengxian2.hier_info
.....\..\zhengxian2.hif
.....\..\zhengxian2.lpc.html
.....\..\zhengxian2.lpc.rdb
.....\..\zhengxian2.lpc.txt
.....\..\zhengxian2.map.bpm
.....\..\zhengxian2.map.cdb
.....\..\zhengxian2.map.ecobp
.....\..\zhengxian2.map.hdb
.....\..\zhengxian2.map.kpt
.....\..\zhengxian2.map.logdb
.....\..\zhengxian2.map.qmsg
.....\..\zhengxian2.map_bb.cdb
.....\..\zhengxian2.map_bb.hdb
.....\..\zhengxian2.map_bb.logdb
.....\..\zhengxian2.pre_map.cdb
.....\..\zhengxian2.pre_map.hdb
.....\..\zhengxian2.rtlv.hdb
.....\..\zhengxian2.rtlv_sg.cdb
.....\..\zhengxian2.rtlv_sg_swap.cdb
.....\..\zhengxian2.sgdiff.cdb
.....\..\zhengxian2.sgdiff.hdb
.....\..\zhengxian2.sim.cvwf
.....\..\zhengxian2.sim.hdb
.....\..\zhengxian2.sim.qmsg
.....\..\zhengxian2.sim.rdb
.....\..\zhengxian2.simfam
.....\..\zhengxian2.sim_ori.vwf
.....\..\zhengxian2.sld_design_entry.sci
.....\..\zhengxian2.sld_design_entry_dsc.sci
.....\..\zhengxian2.smp_dump.txt
.....\..\zhengxian2.sta.qmsg
.....\..\zhengxian2.sta.rdb
.....\..\zhengxian2.syn_hier_info
.....\..\zhengxian2.tan.qmsg
.....\..\zhengxian2.tiscmp.fastest_slow_1200mv_85c.ddb
.....\..\zhengxian2.tiscmp.slow_1200mv_85c.ddb
.....\..\zhengxian2.tis_db_list.ddb
.....\..\zhengxian2.tmw_info
.....\..\zhengxian2_global_asgn_op.abo
.....\div_10.bsf
.....\fir.bsf
.....\fir.cmp
.....\fir.html
    

CodeBus www.codebus.net