[Other] WhatsApp Sender

Description: WhatsApp Massage Sendin With PC
Platform: | Size: 1650 | Author: khurram_2438998@yahoo.com | Hits:

[Anti-virus] AntiVirus

Description: Anti Virus Test Utility For Viruses Starting a Simple Development
Platform: | Size: 118259 | Author: khurram_2438998@yahoo.com | Hits:

[TCP/IP stack] websocket net

Description: websocket net 源码示例
Platform: | Size: 5450061 | Author: wuhen2040 | Hits:

[Other] 灰色Verhulst模型

Description: 灰色预测模型，Verhulst模型Matlab代码，适用于小样本预测，S形变化曲线
Platform: | Size: 10125 | Author: zeng1234_ | Hits:

[Other Web Code] Automatically generate TypeScript code for your ASP.NET Web Apis

Description: WebTyped is a tool for generating strongly typed TypeScript code from your http://ASP.NET or http://ASP.NET/core Web Apis.
Platform: | Size: 54439 | Author: farshid74 | Hits:

[Other] atr tool

Description: Unpack the archive and you're done. no virus 100%
Platform: | Size: 1183570 | Author: paul64270@hotmail.fr | Hits:

[matlab] 粒子群算法

Description: 简单的粒子群算法解决数学问题，能运行，结果可靠
Platform: | Size: 1909792 | Author: a374647563@qq.com | Hits:

[Education soft system] CAD algorithms for circuit layouts

Description: Source codes: src/cse788_layout.c - Code transform netlist output into magic file src/cse788_netlist.c - Implementation of optimzal netlist solver src/cse788_gordian.c - Implementation of gordian placement algorithm src/
Platform: | Size: 197902 | Author: nalevihtkas | Hits:

[Education soft system] Technology Mapping : VLSI

Description: Input format: GraphML : graphml format contains nodes and edges of the graph. Output format: Testing: Done by VLSI TEAM
Platform: | Size: 58957 | Author: nalevihtkas | Hits:

[Education soft system] VLSI CAD ALGORITHMS

Description: Algorithms and data structures: efficient representation of graphs; Elementary graph algorithms involving bfs and dfs trees, such as finding connected and 2- connected components of a graph, the minimum spanning tree, sh
Platform: | Size: 281118 | Author: nalevihtkas | Hits:

[Education soft system] A Maze Router

Description: An algorithm to route the wires in integrated circuits. The router handles 2 point nets, non-unit costs in the routing grid, bend penalties and uses 2 separate routing layers.
Platform: | Size: 53883 | Author: nalevihtkas | Hits:

[Education soft system] Domain Specific Hardware Accelerators: Vector Processing Units

Description: This repository contains the source code for VLSI CAD Project, Domain Specific Hardware Accelerators, as apart of coursework in CS6230 : CAD for VLSI. Fall, 2020. What does this repo enclose? Overview The following compo
Platform: | Size: 3301613 | Author: nalevihtkas | Hits: