Description: This is my verilog hdl language used to write floating-point multiplier, using a Radix-4 algorithm for the booth for part of the plot using the 5-2 and 3-2 compression compression, welcomed everyone pointing, also welcom
Platform: |
Size: 4096 |
Author: lanty |
Hits: