An improved architecture for H.264 full-pel motion estimation using variable block size full-search block-matching algorithm is proposed in this paper. To obtain the highest data reuse efficiency and minimum I/O pin count while achieving 100 hardware efficiency, a systolic array and full pipeline architure is adopted.

VLSL-Design-of-High-Performance-Full-search-Block-Matching.pdf

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．