adc is fpga latform code for testing temparature sense

adc_sensor\.lso
..........\adc.prj
..........\adc.stx
..........\adc.v
..........\adc.xst
..........\adc_sensor.ise
..........\adc_sensor.ise_ISE_Backup
..........\adc_sensor.restore
..........\adc_summary.html
..........\pressure.prj
..........\pressure.stx
..........\pressure.v
..........\pressure.xst
..........\speed.prj
..........\speed.stx
..........\speed.v
..........\speed.xst
..........\temparature.prj
..........\temparature.stx
..........\temparature.v
..........\temparature.xst
..........\test.ant
..........\test.fdo
..........\test.jhd
..........\test.tbw
..........\test.udo
..........\test.xwv
..........\test.xwv_bak
..........\test1.ant
..........\test1.fdo
..........\test1.jhd
..........\test1.tbw
..........\test1.udo
..........\test1.xwv
..........\test1.xwv_bak
..........\test2.ant
..........\test2.fdo
..........\test2.jhd
..........\test2.tbw
..........\test2.udo
..........\test2.xwv
..........\test2.xwv_bak
..........\test2_bencher.prj
..........\test3.ant
..........\test3.fdo
..........\test3.jhd
..........\test3.tbw
..........\test3.tfw
..........\test3.udo
..........\test3.xwv
..........\test3.xwv_bak
..........\test3_bencher.prj
..........\test_bencher.prj
..........\transcript
..........\vsim.wlf
..........\work\adc\verilog.psm
..........\....\...\_primary.dat
..........\....\...\_primary.vhd
..........\....\glbl\verilog.psm
..........\....\....\_primary.dat
..........\....\....\_primary.vhd
..........\....\pressure\verilog.psm
..........\....\........\_primary.dat
..........\....\........\_primary.vhd
..........\....\speed\verilog.psm
..........\....\.....\_primary.dat
..........\....\.....\_primary.vhd
..........\....\temperature\verilog.psm
..........\....\...........\_primary.dat
..........\....\...........\_primary.vhd
..........\....\..st\verilog.psm
..........\....\....\_primary.dat
..........\....\....\_primary.vhd
..........\....\....1\verilog.psm
..........\....\.....\_primary.dat
..........\....\.....\_primary.vhd
..........\....\....2\verilog.psm
..........\....\.....\_primary.dat
..........\....\.....\_primary.vhd
..........\....\....3\verilog.psm
..........\....\.....\_primary.dat
..........\....\.....\_primary.vhd
..........\....\_info
..........\xst\work\hdllib.ref
..........\...\....\vlg11\pressure.bin
..........\...\....\...2D\speed.bin
..........\...\....\....E\temparature.bin
..........\...\....\...50\adc.bin
..........\...\....\....2\temperature.bin
..........\_xmsgs\xst.xmsgs
..........\xst\work\vlg11
..........\...\....\vlg2D
..........\...\....\vlg2E
..........\...\....\vlg50
..........\...\....\vlg52
..........\work\adc
..........\....\glbl
..........\....\pressure
..........\....\speed
..........\....\temperature

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．