In this dissertation，a reconfigurable FIR filter system based on FPGA is designed，which combine high—speed operation of FPGA and flexibility of computer using USB2．0 interface．According to the filter specialties，the filter coefficients are calculated by the computer．And the configured coefficients of the multistage FIR filter are downloaded to the chip．The filtering computing is completed by the FPGA．The filtered data iS transmitted to the computer through the USB2．0 interface for further processing，such as displaying，analyzing and storing．The states conversion between coefficients configuring mode and filtering mode is finished by FSM(Finite State Machine)，which ensures the system to work orderly．

A Reconfigurable FIR Filter System Based on FPGA.pdf

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．