A CMOS preamplifier-latch comparator used in switched··capacitor pipeline analog··to-digital con·- verter WBS presented．The comparator WaS d髑igned under UMC Mixed．Mode／RF 0．18 btm 1P6M P．Sub Twin— Well CMOS process and worked with 1．8V power supply．The sensitivity of the comparator was 0．215 mV， the largest offset voltage was 12 mV，the differentiaI input range Was 1．8 V，the resolution was 8 bit and the power dissipation Was only 24．4 gW at 40 MHz．HSPICE simulations of the comparator implemented in a 0．18 um technology demonstrate its effectiveness．

File.ashx

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．