Introduction - If you have any usage issues, please Google them yourself
Divider FPGA design process for two minutes frequency hardware design, very useful
Packet : 25811221fpga_fenpin.rar filelist
实验4_分频器\timedevider.asm.rpt
实验4_分频器\timedevider.done
实验4_分频器\timedevider.fit.rpt
实验4_分频器\timedevider.fit.smsg
实验4_分频器\timedevider.fit.summary
实验4_分频器\timedevider.flow.rpt
实验4_分频器\timedevider.map.rpt
实验4_分频器\timedevider.map.summary
实验4_分频器\timedevider.pin
实验4_分频器\timedevider.pof
实验4_分频器\timedevider.qpf
实验4_分频器\timedevider.qsf
实验4_分频器\timedevider.qws
实验4_分频器\timedevider.sim.rpt
实验4_分频器\timedevider.sof
实验4_分频器\timedevider.tan.rpt
实验4_分频器\timedevider.tan.summary
实验4_分频器\timedevider.vhd
实验4_分频器\timedevider.vwf
实验4_分频器\db\timedevider.(0).cnf.cdb
实验4_分频器\db\timedevider.(0).cnf.hdb
实验4_分频器\db\timedevider.asm.qmsg
实验4_分频器\db\timedevider.cbx.xml
实验4_分频器\db\timedevider.cmp.cdb
实验4_分频器\db\timedevider.cmp.hdb
实验4_分频器\db\timedevider.cmp.kpt
实验4_分频器\db\timedevider.cmp.logdb
实验4_分频器\db\timedevider.cmp.rdb
实验4_分频器\db\timedevider.cmp.tdb
实验4_分频器\db\timedevider.cmp0.ddb
实验4_分频器\db\timedevider.dbp
实验4_分频器\db\timedevider.db_info
实验4_分频器\db\timedevider.eco.cdb
实验4_分频器\db\timedevider.eds_overflow
实验4_分频器\db\timedevider.fit.qmsg
实验4_分频器\db\timedevider.hier_info
实验4_分频器\db\timedevider.hif
实验4_分频器\db\timedevider.map.cdb
实验4_分频器\db\timedevider.map.hdb
实验4_分频器\db\timedevider.map.logdb
实验4_分频器\db\timedevider.map.qmsg
实验4_分频器\db\timedevider.pre_map.cdb
实验4_分频器\db\timedevider.pre_map.hdb
实验4_分频器\db\timedevider.psp
实验4_分频器\db\timedevider.rtlv.hdb
实验4_分频器\db\timedevider.rtlv_sg.cdb
实验4_分频器\db\timedevider.rtlv_sg_swap.cdb
实验4_分频器\db\timedevider.sgdiff.cdb
实验4_分频器\db\timedevider.sgdiff.hdb
实验4_分频器\db\timedevider.signalprobe.cdb
实验4_分频器\db\timedevider.sim.hdb
实验4_分频器\db\timedevider.sim.qmsg
实验4_分频器\db\timedevider.sim.rdb
实验4_分频器\db\timedevider.sim.vwf
实验4_分频器\db\timedevider.sld_design_entry.sci
实验4_分频器\db\timedevider.sld_design_entry_dsc.sci
实验4_分频器\db\timedevider.syn_hier_info
实验4_分频器\db\timedevider.tan.qmsg
实验4_分频器\db\wed.zsf
实验4_分频器\db
实验4_分频器