CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Documents
Software Engineering
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Search in result
Search
Software Engineering list
Sort by :
«
1
2
...
.51
.52
.53
.54
.55
1556
.57
.58
.59
.60
.61
...
8590
»
Asynchronous-motor-simulation
Downloaded:0
this paper introduced the current condition and future trend of AC speed-adjustmentSystem and its main control strategies, on the base of the asynchronous motor used in industrial frequency converter , the mathematical m
Update
: 2025-03-10
Size
: 1.63mb
Publisher
:
zph
pointer
Downloaded:0
Document introduces three kinds of the usage of the two-dimensional array pointer, let readers have a better understanding of how two dimensional array pointer.
Update
: 2025-03-10
Size
: 2kb
Publisher
:
张潇
CImage
Downloaded:0
Introduced in the document for CImage usage of some basic introduction, let us to the CImage class have further understanding.
Update
: 2025-03-10
Size
: 17kb
Publisher
:
张潇
Solutions
Downloaded:0
This an source code
Update
: 2025-03-10
Size
: 956kb
Publisher
:
son
INVENSE--9-AXIS-GYRO
Downloaded:0
invensese mp6050 GRAYO
Update
: 2025-03-10
Size
: 4.62mb
Publisher
:
xiexianguo
verilog-code-for-8bit-multiplier-using-vedic-algo
Downloaded:0
The vedic multiplier is used perform 16 bit multiplication using urdhva tiryakbhyam sutra. this produces the results with high speed and utilizes low power which is most efficient for the real time processors.
Update
: 2025-03-10
Size
: 11kb
Publisher
:
naz
vedic-multiplier-for-16-bit-input-data
Downloaded:0
vedic multiplication is used to implement on FPGA. here the vdic multipler uses urdhwa tiryakhbyam sutra to multiply 16 bit numbers, which is applicable for all data type numbers. This uses vertical and cross wise multip
Update
: 2025-03-10
Size
: 7kb
Publisher
:
naz
mixed-language--desvription-of-a-4x4-comparator.z
Downloaded:0
mixed language (i.e VHDL and verilog ) is used to compute 4x4 comparator.. vhdl full adder is imported to verilog main module.
Update
: 2025-03-10
Size
: 1kb
Publisher
:
naz
STM32_Quickstart-notes
Downloaded:0
STM32 processor Quickstart notes: Detailed finishing process STM32 learning some very critical issues, such as the selection of specific product model, hardware and software design is easy to ignore the problem, etc., wh
Update
: 2025-03-10
Size
: 731kb
Publisher
:
徐达
GISdesenger
Downloaded:0
Design and development of very helpful for beginners
Update
: 2025-03-10
Size
: 5.98mb
Publisher
:
陈铁壮
GISdesger2
Downloaded:0
Design and development of very helpful for beginners
Update
: 2025-03-10
Size
: 770kb
Publisher
:
陈铁壮
Secondary-development
Downloaded:0
Design and development of very helpful for beginners
Update
: 2025-03-10
Size
: 836kb
Publisher
:
陈铁壮
«
1
2
...
.51
.52
.53
.54
.55
1556
.57
.58
.59
.60
.61
...
8590
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.