Description: Quartus II 5.0 written under a single bus architecture of the CPU design, including controllers, computing devices, such as decoding circuitry. Simulated clock pulse is also given. Has been run through the Quartus II 5.0
Platform: |
Size: 800692 |
Author: 陈佳 |
Hits: