Description: Low Power Design Nano‐scale designs at 130nm and below are now confronted with a power dissipation level beyond the limits of IC packaging and cooling techniques • Consequently in many designs it is not possible to
Platform: |
Size: 647168 |
Author: yosso |
Hits: