This document outlines how to use the Analog Device ADIS16350 High Precision Tri-Axis Inertial Sensor Evaluation Board with the LabVIEW FPGA implementation of the SPI (Serial Peripheral Interface) digital communication protocol. This example reads and displays graphically the acceleration, angular rate and temperature along three axis

ADIS16350_All
.............\ADI16350 RT with FPGA Example
.............\.............................\ADIS16350
.............\.............................\.........\ADIS16350_configuration.vi
.............\.............................\.........\ADIS16350_convert_bin_to_real.vi
.............\.............................\.........\ADIS16350_read_pipeline.vi
.............\.............................\.........\ADIS16350_read_write_single_point.vi
.............\.............................\.........\ADIS16350_sign_extend_16.vi
.............\.............................\cRIO_ADIS16350_Example.aliases
.............\.............................\cRIO_ADIS16350_Example.lvlps
.............\.............................\cRIO_ADIS16350_Example.lvproj
.............\.............................\Example_cRIO_Host.vi
.............\.............................\Example_cRIO_Main.vi
.............\.............................\Example_Port Code_cRIO.vi
.............\.............................\FPGA Bitfiles
.............\.............................\.............\cRIO_ADIS16003_Exa~3C_FPGA Target_Example_cRIO_Main.vi.lvbit
.............\.............................\.............\cRIO_adis16060_Exa~3C_FPGA Target_Example_cRIO_Main.vi.lvbit
.............\.............................\.............\cRIO_ADIS16250_Exa~3C_FPGA Target_Example_cRIO_Main.vi.lvbit
.............\.............................\.............\cRIO_ADIS16350_Exa~3C_FPGA Target_Example_cRIO_Main.vi.lvbit
.............\FPGA
.............\....\Code
.............\....\....\FPGA SPI_Globals.vi
.............\....\Controls
.............\....\........\FPGA SPI_Arb Loop State.ctl
.............\....\........\FPGA SPI_Cmd.ctl
.............\....\........\FPGA SPI_Port Loop State.ctl
.............\....\........\FPGA SPI_SPI Loop State.ctl
.............\Host API
.............\........\Controls
.............\........\........\FPGA SPI_FPGA Ref.ctl
.............\........\........\FPGA SPI_SPI Configuration Cluster.ctl
.............\........\FPGA SPI_Configure.vi
.............\........\FPGA SPI_Write Read.vi
.............\........\FPGA_Ready.vi

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．