I am a 2014 graduate of Fudan University. This is an 8-bit CPU design VHDL implementation. The CPU based on RISC architecture to achieve the basic functions, such as cpu: arithmetic operations, jumps and so on. In addition, there are a ROM area 17, is stored in the instruction. You can write some 17 of the instruction code, and placed in the ROM area, the CPU will automatically run the result. Compression bag is the source code and design requirements of our time. When the final commissioning source code is placed in the address 0 17 of Fibonacci numbers (Fibonacci Numbers) instruction. You can see the results of the simulation by modelsim.

CPU\CPU Title.pdf
...\cpu
...\...\ALU.vhd
...\...\ALU_tb.vhd
...\...\IDU.vhd
...\...\IDU_tb.vhd
...\...\inst_ROM.vhd
...\...\inst_ROM_tb.vhd
...\...\MicroController.vhd
...\...\MicroController_sources.f
...\...\MicroController_tb.vhd
...\...\Register_Bank.vhd
...\...\Register_Bank_tb.vhd

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．