Is the VHDL language, in the FPGA development board realize decimal technology (7 digital tube display), including reset, cleared, counting enable.

Packet : 23825765counter_clk.rar filelist
counter_clk
counter_clk\led.qpf
counter_clk\led.qsf
counter_clk\led.bdf
counter_clk\led.flow.rpt
counter_clk\led.fit.rpt
counter_clk\led.qws
counter_clk\Vhdl1.vhd.bak
counter_clk\led.map.summary
counter_clk\led.asm.rpt
counter_clk\led.tan.rpt
counter_clk\led.sim.rpt
counter_clk\led.map.rpt
counter_clk\div.bsf
counter_clk\DIV.vwf
counter_clk\test_stp.vhd
counter_clk\test_stp.cmp
counter_clk\deccount.vhd
counter_clk\count.vhd.bak
counter_clk\count.vhd
counter_clk\led.pin
counter_clk\led.fit.smsg
counter_clk\led.fit.summary
counter_clk\led.sof
counter_clk\led.pof
counter_clk\led.tan.summary
counter_clk\led.done
counter_clk\trans.bsf
counter_clk\count.bsf
counter_clk\led.vwf
counter_clk\trans.vhd.bak
counter_clk\trans.vhd
counter_clk\led.dpf
counter_clk\led.cdf
counter_clk\div
counter_clk\div\div.qpf
counter_clk\div\div.qsf
counter_clk\div\div.vhd
counter_clk\div\div.map.summary
counter_clk\div\div.map.rpt
counter_clk\div\div.pin
counter_clk\div\div.fit.smsg
counter_clk\div\div.fit.summary
counter_clk\div\div.fit.rpt
counter_clk\div\div.sof
counter_clk\div\div.pof
counter_clk\div\div.asm.rpt
counter_clk\div\div.tan.summary
counter_clk\div\div.tan.rpt
counter_clk\div\div.flow.rpt
counter_clk\div\div.done
counter_clk\div\div.vwf
counter_clk\div\div.sim.rpt
counter_clk\div\div.qws
counter_clk\div\db
counter_clk\div\db\wed.wsf
counter_clk\div\db\div.db_info
counter_clk\div\db\div.sim.qmsg
counter_clk\div\db\div.sim.hdb
counter_clk\div\db\div.sld_design_entry.sci
counter_clk\div\db\div.eds_overflow
counter_clk\div\db\div.sim.cvwf
counter_clk\div\db\div.map.qmsg
counter_clk\div\db\prev_cmp_div.sim.qmsg
counter_clk\div\db\prev_cmp_div.qmsg
counter_clk\div\db\div.cbx.xml
counter_clk\div\db\div.hif
counter_clk\div\db\div.(0).cnf.cdb
counter_clk\div\db\div.(0).cnf.hdb
counter_clk\div\db\div.hier_info
counter_clk\div\db\div.rtlv_sg.cdb
counter_clk\div\db\div.rtlv.hdb
counter_clk\div\db\div.rtlv_sg_swap.cdb
counter_clk\div\db\div.pre_map.hdb
counter_clk\div\db\div.pre_map.cdb
counter_clk\div\db\div.psp
counter_clk\div\db\div.dbp
counter_clk\div\db\div.pss
counter_clk\div\db\div.map_bb.logdb
counter_clk\div\db\div.sgdiff.cdb
counter_clk\div\db\div.sgdiff.hdb
counter_clk\div\db\div.sld_design_entry_dsc.sci
counter_clk\div\db\div.syn_hier_info
counter_clk\div\db\div.sim.rdb
counter_clk\div\db\div.eco.cdb
counter_clk\div\db\div.map_bb.cdb
counter_clk\div\db\div.map_bb.hdb
counter_clk\div\db\div.map.ecobp
counter_clk\div\db\div.map.cdb
counter_clk\div\db\div.map.hdb
counter_clk\div\db\div.map.logdb
counter_clk\div\db\div.map.bpm
counter_clk\div\db\div.fit.qmsg
counter_clk\div\db\div.cmp.logdb
counter_clk\div\db\div.cmp.bpm
counter_clk\div\db\div.cmp.ecobp
counter_clk\div\db\div.cmp_bb.logdb
counter_clk\div\db\div.cmp_bb.rcf
counter_clk\div\db\div.cmp_bb.cdb
counter_clk\div\db\div.cmp_bb.hdb
counter_clk\div\db\div.tis_db_list.ddb
counter_clk\div\db\div.asm.qmsg
counter_clk\div\db\div.asm_labs.ddb
counter_clk\div\db\div.tan.qmsg
counter_clk\div\db\div.cmp.tdb
counter_clk\div\db\div.cmp0.ddb
counter_clk\div\db\div.cmp.cdb
counter_clk\div\db\div.signalprobe.cdb
counter_clk\div\db\div.cmp.hdb
counter_clk\div\db\div.cmp.rdb
counter_clk\db
counter_clk\db\wed.wsf
counter_clk\db\led.db_info
counter_clk\db\led.cmp.rdb
counter_clk\db\led.(1).cnf.cdb
counter_clk\db\led.rtlv.hdb
counter_clk\db\led.asm.qmsg
counter_clk\db\led.map.logdb
counter_clk\db\led.map.ecobp
counter_clk\db\led.cmp0.ddb
counter_clk\db\mux_aoc.tdf
counter_clk\db\led.tan.qmsg
counter_clk\db\led.map.cdb
counter_clk\db\prev_cmp_led.qmsg
counter_clk\db\led.(1).cnf.hdb
counter_clk\db\led.(2).cnf.cdb
counter_clk\db\led.(2).cnf.hdb
counter_clk\db\led.cbx.xml
counter_clk\db\led.sld_design_entry.sci
counter_clk\db\led.map.hdb
counter_clk\db\led.cmp.ecobp
counter_clk\db\led.cmp_bb.logdb
counter_clk\db\prev_cmp_led.map.qmsg
counter_clk\db\led.map.qmsg
counter_clk\db\led.fit.qmsg
counter_clk\db\led.cmp_bb.rcf
counter_clk\db\led.eco.cdb
counter_clk\db\led.smp_dump.txt
counter_clk\db\led.map_bb.logdb
counter_clk\db\led.(3).cnf.cdb
counter_clk\db\prev_cmp_led.fit.qmsg
counter_clk\db\prev_cmp_led.asm.qmsg
counter_clk\db\prev_cmp_led.tan.qmsg
counter_clk\db\led.(4).cnf.cdb
counter_clk\db\led.(3).cnf.hdb
counter_clk\db\led.(0).cnf.cdb
counter_clk\db\led.map.bpm
counter_clk\db\led.sim.qmsg
counter_clk\db\led.(0).cnf.hdb
counter_clk\db\led.rtlv_sg.cdb
counter_clk\db\led.pre_map.cdb
counter_clk\db\prev_cmp_led.sim.qmsg
counter_clk\db\led.sgdiff.cdb
counter_clk\db\led.sim.cvwf
counter_clk\db\led.sgdiff.hdb
counter_clk\db\led.rtlv_sg_swap.cdb
counter_clk\db\led.hif
counter_clk\db\led.eds_overflow
counter_clk\db\led.(4).cnf.hdb
counter_clk\db\led.cmp.logdb
counter_clk\db\led.(5).cnf.cdb
counter_clk\db\led.(5).cnf.hdb
counter_clk\db\led.sim.hdb
counter_clk\db\led.(6).cnf.cdb
counter_clk\db\led.pre_map.hdb
counter_clk\db\led.asm_labs.ddb
counter_clk\db\led.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.atm
counter_clk\db\led.(6).cnf.hdb
counter_clk\db\led.(7).cnf.cdb
counter_clk\db\led.hier_info
counter_clk\db\led.psp
counter_clk\db\led.dbp
counter_clk\db\led.pss
counter_clk\db\led.syn_hier_info
counter_clk\db\led.(7).cnf.hdb
counter_clk\db\led.(8).cnf.cdb
counter_clk\db\led.(8).cnf.hdb
counter_clk\db\led.(9).cnf.cdb
counter_clk\db\led.(9).cnf.hdb
counter_clk\db\led.(10).cnf.cdb
counter_clk\db\led.(10).cnf.hdb
counter_clk\db\led.(11).cnf.cdb
counter_clk\db\led.(11).cnf.hdb
counter_clk\db\led.(12).cnf.cdb
counter_clk\db\led.(12).cnf.hdb
counter_clk\db\led.(13).cnf.cdb
counter_clk\db\led.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.logdb
counter_clk\db\led.cmp.cdb
counter_clk\db\led.(13).cnf.hdb
counter_clk\db\led.(14).cnf.cdb
counter_clk\db\led.(14).cnf.hdb
counter_clk\db\led.(15).cnf.cdb
counter_clk\db\led.(15).cnf.hdb
counter_clk\db\altsyncram_o4p3.tdf
counter_clk\db\led.(16).cnf.cdb
counter_clk\db\led.(16).cnf.hdb
counter_clk\db\led.(17).cnf.cdb
counter_clk\db\led.(17).cnf.hdb
counter_clk\db\led.(18).cnf.cdb
counter_clk\db\led.(18).cnf.hdb
counter_clk\db\led.(19).cnf.cdb
counter_clk\db\led.(19).cnf.hdb
counter_clk\db\led.(20).cnf.cdb
counter_clk\db\led.(20).cnf.hdb
counter_clk\db\led.cmp.hdb
counter_clk\db\decode_rqf.tdf
counter_clk\db\led.(21).cnf.cdb
counter_clk\db\led.(21).cnf.hdb
counter_clk\db\led.(22).cnf.cdb
counter_clk\db\led.(22).cnf.hdb
counter_clk\db\led.(23).cnf.cdb
counter_clk\db\led.(23).cnf.hdb
counter_clk\db\cntr_bbi.tdf
counter_clk\db\led.(24).cnf.cdb
counter_clk\db\led.(24).cnf.hdb
counter_clk\db\led.(25).cnf.cdb
counter_clk\db\led.(25).cnf.hdb
counter_clk\db\cntr_e1j.tdf
counter_clk\db\led.(26).cnf.cdb
counter_clk\db\led.(26).cnf.hdb
counter_clk\db\led.(27).cnf.cdb
counter_clk\db\led.(27).cnf.hdb
counter_clk\db\led.(28).cnf.cdb
counter_clk\db\led.(28).cnf.hdb
counter_clk\db\led.(29).cnf.cdb
counter_clk\db\led.(29).cnf.hdb
counter_clk\db\cntr_abi.tdf
counter_clk\db\led.(30).cnf.cdb
counter_clk\db\led.(30).cnf.hdb
counter_clk\db\led.(31).cnf.cdb
counter_clk\db\led.(31).cnf.hdb
counter_clk\db\cntr_uti.tdf
counter_clk\db\led.sld_design_entry_dsc.sci
counter_clk\db\led.(32).cnf.cdb
counter_clk\db\led.(32).cnf.hdb
counter_clk\db\led.(33).cnf.cdb
counter_clk\db\led.(33).cnf.hdb
counter_clk\db\led.(34).cnf.cdb
counter_clk\db\led.(34).cnf.hdb
counter_clk\db\led.(35).cnf.cdb
counter_clk\db\led.(35).cnf.hdb
counter_clk\db\led.(36).cnf.cdb
counter_clk\db\led.(36).cnf.hdb
counter_clk\db\led.(37).cnf.cdb
counter_clk\db\led.(37).cnf.hdb
counter_clk\db\led.(38).cnf.cdb
counter_clk\db\led.(38).cnf.hdb
counter_clk\db\led.(39).cnf.cdb
counter_clk\db\led.(39).cnf.hdb
counter_clk\db\decode_aoi.tdf
counter_clk\db\led.(40).cnf.cdb
counter_clk\db\led.(40).cnf.hdb
counter_clk\db\led.(41).cnf.cdb
counter_clk\db\led.(41).cnf.hdb
counter_clk\db\led.(42).cnf.cdb
counter_clk\db\led.(42).cnf.hdb
counter_clk\db\led.(43).cnf.cdb
counter_clk\db\led.(43).cnf.hdb
counter_clk\db\led.(44).cnf.cdb
counter_clk\db\led.(44).cnf.hdb
counter_clk\db\led.(45).cnf.cdb
counter_clk\db\led.(45).cnf.hdb
counter_clk\db\led.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.logdb
counter_clk\db\led.map_bb.cdb
counter_clk\db\led.map_bb.hdb
counter_clk\db\led.cmp.tdb
counter_clk\db\led.cmp_bb.hdb
counter_clk\db\led.sldhu_30e344a040fd07e1533c49de5f2d67d1.cmp.logdb
counter_clk\db\led.cmp_bb.cdb
counter_clk\db\led.tis_db_list.ddb
counter_clk\db\led.cmp.bpm
counter_clk\db\led.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.atm
counter_clk\db\led.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.atm
counter_clk\db\led.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.logdb
counter_clk\db\led.autos_3e92b2e5d298f5cf757a393f7655ccd81.cmp.atm
counter_clk\db\led.sim.rdb
counter_clk\db\led.signalprobe.cdb
counter_clk\stp1.stp
counter_clk\led.jdi
counter_clk\div.vhd.bak
counter_clk\div.vhd

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．