Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads Other resource

fir_fpga

  • Category : Other resource
  • Tags :
  • Update : 2008-10-13
  • Size : 2.04mb
  • Downloaded :0次
  • Author :f****
  • About : fdf
  • PS : If download it fails, try it again. Download again for free!
Download 1 (2.04mb)
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Through VHDL languages digital signal processing FIR operation, can good realization filtering, have good role
Packet file list
(Preview for download)
Packet : 93317442fir_fpga.rar filelist
fir_fpga\EDA课程设计报告.doc
fir_fpga\firOK\add121313.bsf
fir_fpga\firOK\add121313.vhd
fir_fpga\firOK\add121414.bsf
fir_fpga\firOK\add121414.vhd
fir_fpga\firOK\add121616.bsf
fir_fpga\firOK\add121616.vhd
fir_fpga\firOK\add141616.bsf
fir_fpga\firOK\add141616.vhd
fir_fpga\firOK\add888.bsf
fir_fpga\firOK\add888.vhd
fir_fpga\firOK\add889.bsf
fir_fpga\firOK\add889.vhd
fir_fpga\firOK\cmp_state.ini
fir_fpga\firOK\dff15.bsf
fir_fpga\firOK\dff15.vhd
fir_fpga\firOK\dff8.bsf
fir_fpga\firOK\dff8.vhd
fir_fpga\firOK\dff89.bsf
fir_fpga\firOK\dff89.vhd
fir_fpga\firOK\fir.asm.rpt
fir_fpga\firOK\fir.bdf
fir_fpga\firOK\fir.done
fir_fpga\firOK\fir.fit.eqn
fir_fpga\firOK\fir.fit.rpt
fir_fpga\firOK\fir.flow.rpt
fir_fpga\firOK\fir.map.eqn
fir_fpga\firOK\fir.map.rpt
fir_fpga\firOK\fir.pin
fir_fpga\firOK\fir.pof
fir_fpga\firOK\fir.qpf
fir_fpga\firOK\fir.qsf
fir_fpga\firOK\fir.qws
fir_fpga\firOK\fir.sim.rpt
fir_fpga\firOK\fir.sof
fir_fpga\firOK\fir.tan.rpt
fir_fpga\firOK\fir.tan.summary
fir_fpga\firOK\fir.vwf
fir_fpga\firOK\mult12.bsf
fir_fpga\firOK\mult12.vhd
fir_fpga\firOK\mult13.bsf
fir_fpga\firOK\mult13.vhd
fir_fpga\firOK\mult14.bsf
fir_fpga\firOK\mult14.vhd
fir_fpga\firOK\mult162.bsf
fir_fpga\firOK\mult162.vhd
fir_fpga\firOK\mult18.bsf
fir_fpga\firOK\mult18.vhd
fir_fpga\firOK\mult242.bsf
fir_fpga\firOK\mult242.vhd
fir_fpga\firOK\mult29.bsf
fir_fpga\firOK\mult29.vhd
fir_fpga\firOK\mult52.bsf
fir_fpga\firOK\mult52.vhd
fir_fpga\firOK\sim.cfg
fir_fpga\firOK\sub131314.bsf
fir_fpga\firOK\sub131314.vhd
fir_fpga\firOK\sub141616.bsf
fir_fpga\firOK\sub141616.vhd
fir_fpga\firOK\fir_assignment_defaults.qdf
fir_fpga\firOK\fir.map.summary
fir_fpga\firOK\fir.fit.summary
fir_fpga\firOK\db\fir(0).cnf.cdb
fir_fpga\firOK\db\fir(0).cnf.hdb
fir_fpga\firOK\db\fir(1).cnf.cdb
fir_fpga\firOK\db\fir(1).cnf.hdb
fir_fpga\firOK\db\fir(10).cnf.cdb
fir_fpga\firOK\db\fir(10).cnf.hdb
fir_fpga\firOK\db\fir(11).cnf.cdb
fir_fpga\firOK\db\fir(11).cnf.hdb
fir_fpga\firOK\db\fir(12).cnf.cdb
fir_fpga\firOK\db\fir(12).cnf.hdb
fir_fpga\firOK\db\fir(13).cnf.cdb
fir_fpga\firOK\db\fir(13).cnf.hdb
fir_fpga\firOK\db\fir(14).cnf.cdb
fir_fpga\firOK\db\fir(14).cnf.hdb
fir_fpga\firOK\db\fir(15).cnf.cdb
fir_fpga\firOK\db\fir(15).cnf.hdb
fir_fpga\firOK\db\fir(16).cnf.cdb
fir_fpga\firOK\db\fir(16).cnf.hdb
fir_fpga\firOK\db\fir(17).cnf.cdb
fir_fpga\firOK\db\fir(17).cnf.hdb
fir_fpga\firOK\db\fir(18).cnf.cdb
fir_fpga\firOK\db\fir(18).cnf.hdb
fir_fpga\firOK\db\fir(19).cnf.cdb
fir_fpga\firOK\db\fir(19).cnf.hdb
fir_fpga\firOK\db\fir(2).cnf.cdb
fir_fpga\firOK\db\fir(2).cnf.hdb
fir_fpga\firOK\db\fir(3).cnf.cdb
fir_fpga\firOK\db\fir(3).cnf.hdb
fir_fpga\firOK\db\fir(4).cnf.cdb
fir_fpga\firOK\db\fir(4).cnf.hdb
fir_fpga\firOK\db\fir(5).cnf.cdb
fir_fpga\firOK\db\fir(5).cnf.hdb
fir_fpga\firOK\db\fir(6).cnf.cdb
fir_fpga\firOK\db\fir(6).cnf.hdb
fir_fpga\firOK\db\fir(7).cnf.cdb
fir_fpga\firOK\db\fir(7).cnf.hdb
fir_fpga\firOK\db\fir(8).cnf.cdb
fir_fpga\firOK\db\fir(8).cnf.hdb
fir_fpga\firOK\db\fir(9).cnf.cdb
fir_fpga\firOK\db\fir(9).cnf.hdb
fir_fpga\firOK\db\fir-sim.vwf
fir_fpga\firOK\db\fir.(6).cnf.cdb
fir_fpga\firOK\db\fir.(6).cnf.hdb
fir_fpga\firOK\db\fir.(7).cnf.cdb
fir_fpga\firOK\db\fir.(7).cnf.hdb
fir_fpga\firOK\db\fir.(8).cnf.cdb
fir_fpga\firOK\db\fir.(8).cnf.hdb
fir_fpga\firOK\db\fir.(9).cnf.cdb
fir_fpga\firOK\db\fir.(9).cnf.hdb
fir_fpga\firOK\db\fir.(10).cnf.cdb
fir_fpga\firOK\db\fir.(10).cnf.hdb
fir_fpga\firOK\db\fir.(11).cnf.cdb
fir_fpga\firOK\db\fir.(11).cnf.hdb
fir_fpga\firOK\db\fir.(12).cnf.cdb
fir_fpga\firOK\db\fir.(12).cnf.hdb
fir_fpga\firOK\db\fir.(13).cnf.cdb
fir_fpga\firOK\db\fir.(13).cnf.hdb
fir_fpga\firOK\db\fir.(14).cnf.cdb
fir_fpga\firOK\db\fir.(14).cnf.hdb
fir_fpga\firOK\db\fir.(15).cnf.cdb
fir_fpga\firOK\db\fir.(15).cnf.hdb
fir_fpga\firOK\db\fir_cmp.qrpt
fir_fpga\firOK\db\fir_hier_info
fir_fpga\firOK\db\fir_sim.qrpt
fir_fpga\firOK\db\fir_syn_hier_info
fir_fpga\firOK\db\fir.db_info
fir_fpga\firOK\db\fir.(16).cnf.cdb
fir_fpga\firOK\db\fir.(16).cnf.hdb
fir_fpga\firOK\db\fir.map.qmsg
fir_fpga\firOK\db\fir.(17).cnf.cdb
fir_fpga\firOK\db\fir.cbx.xml
fir_fpga\firOK\db\fir.hif
fir_fpga\firOK\db\fir.(0).cnf.cdb
fir_fpga\firOK\db\fir.(0).cnf.hdb
fir_fpga\firOK\db\fir.(1).cnf.cdb
fir_fpga\firOK\db\fir.(1).cnf.hdb
fir_fpga\firOK\db\fir.(2).cnf.cdb
fir_fpga\firOK\db\fir.(2).cnf.hdb
fir_fpga\firOK\db\fir.(3).cnf.cdb
fir_fpga\firOK\db\fir.(3).cnf.hdb
fir_fpga\firOK\db\fir.(4).cnf.cdb
fir_fpga\firOK\db\fir.(4).cnf.hdb
fir_fpga\firOK\db\fir.(5).cnf.cdb
fir_fpga\firOK\db\fir.(5).cnf.hdb
fir_fpga\firOK\db\fir.(17).cnf.hdb
fir_fpga\firOK\db\fir.(18).cnf.cdb
fir_fpga\firOK\db\fir.(18).cnf.hdb
fir_fpga\firOK\db\fir.(19).cnf.cdb
fir_fpga\firOK\db\fir.(19).cnf.hdb
fir_fpga\firOK\db\fir.hier_info
fir_fpga\firOK\db\fir.rtlv_sg.cdb
fir_fpga\firOK\db\fir.rtlv.hdb
fir_fpga\firOK\db\fir.rtlv_sg_swap.cdb
fir_fpga\firOK\db\fir.pre_map.hdb
fir_fpga\firOK\db\fir.pre_map.cdb
fir_fpga\firOK\db\fir.psp
fir_fpga\firOK\db\fir.sgdiff.cdb
fir_fpga\firOK\db\fir.sgdiff.hdb
fir_fpga\firOK\db\fir.sld_design_entry_dsc.sci
fir_fpga\firOK\db\fir.syn_hier_info
fir_fpga\firOK\db\fir.map.cdb
fir_fpga\firOK\db\fir.map.hdb
fir_fpga\firOK\db\fir.fit.qmsg
fir_fpga\firOK\db\fir.asm.qmsg
fir_fpga\firOK\db\fir.tan.qmsg
fir_fpga\firOK\db\fir.cmp.tdb
fir_fpga\firOK\db\fir.cmp0.ddb
fir_fpga\firOK\db\fir.cmp.cdb
fir_fpga\firOK\db\fir.signalprobe.cdb
fir_fpga\firOK\db\fir.cmp.hdb
fir_fpga\firOK\db\fir.cmp.rdb
fir_fpga\firOK\db\fir.sld_design_entry.sci
fir_fpga\firOK\db\fir.eco.cdb
fir_fpga\firOK\db
fir_fpga\firOK
fir_fpga\firOK.rar
fir_fpga
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.