This is a very good preparation Verilog 8-bit RISC CPU source (available as MCU), and includes a complete C language test code.

Packet : 827254ethernet_verilog.rar filelist
eth_clockgen.v
eth_cop.v
eth_crc.v
eth_defines.v
eth_fifo.v
eth_maccontrol.v
eth_macstatus.v
eth_miim.v
eth_outputcontrol.v
eth_random.v
eth_receivecontrol.v
eth_register.v
eth_registers.v
eth_rxaddrcheck.v
eth_rxcounters.v
eth_rxethmac.v
eth_rxstatem.v
eth_shiftreg.v
eth_spram_256x32.v
eth_top.v
eth_transmitcontrol.v
eth_txcounters.v
eth_txethmac.v
eth_txstatem.v
eth_wishbone.v
timescale.v

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．