Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads Other resource

usb1.1_Verilog

  • Category : Other resource
  • Tags :
  • Update : 2008-10-13
  • Size : 128.66kb
  • Downloaded :1次
  • Author :李***
  • About : 李恒
  • PS : If download it fails, try it again. Download again for free!
Download 1 (128.66kb)
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
USB1.1 IP core for device control, written with hardware describing language of Verilog.
Packet file list
(Preview for download)
Packet : 588139usb1.1_verilog.rar filelist
usb1.1\test_bench\tests.v
usb1.1\test_bench\tests_lib.v
usb1.1\test_bench\db
usb1.1\test_bench\timescale.v
usb1.1\test_bench\test_bench_top.v
usb1.1\test_bench
usb1.1\generic_memories\generic_dpram.v
usb1.1\generic_memories
usb1.1\generic_fifos\generic_fifos.tar.gz
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run\waves\waves.do
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run\waves\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run\waves\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run\waves\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run\waves\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run\waves
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\run
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\bin\Makefile
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\bin\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\bin\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\bin\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\bin\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\bin
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\rtl_sim
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos\sim
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\generic_fifo_dc.v
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\generic_fifo_dc_gray.v
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\generic_fifo_lfsr.v
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\generic_fifo_sc_a.v
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\generic_fifo_sc_b.v
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\lfsr.v
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\timescale.v
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\verilog
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos\rtl
usb1.1\generic_fifos\generic_fifos\generic_fifos\doc\README.txt
usb1.1\generic_fifos\generic_fifos\generic_fifos\doc\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\doc\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\doc\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\doc\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos\doc
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench\verilog\test_bench_top.v
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench\verilog\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench\verilog\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench\verilog\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench\verilog\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench\verilog
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos\bench
usb1.1\generic_fifos\generic_fifos\generic_fifos\CVS\Root
usb1.1\generic_fifos\generic_fifos\generic_fifos\CVS\Repository
usb1.1\generic_fifos\generic_fifos\generic_fifos\CVS\Entries
usb1.1\generic_fifos\generic_fifos\generic_fifos\CVS
usb1.1\generic_fifos\generic_fifos\generic_fifos
usb1.1\generic_fifos\generic_fifos
usb1.1\generic_fifos
usb1.1\The USB 1.1 Function IP Core.txt
usb1.1\rtl\usb1_core.v
usb1.1\rtl\timescale.v
usb1.1\rtl\usb1_crc16.v
usb1.1\rtl\usb1_crc5.v
usb1.1\rtl\usb1_ctrl.v
usb1.1\rtl\usb1_fifo2.v
usb1.1\rtl\usb1_idma.v
usb1.1\rtl\usb1_pa.v
usb1.1\rtl\usb1_pd.v
usb1.1\rtl\usb1_pe.v
usb1.1\rtl\usb1_pl.v
usb1.1\rtl\usb1_utmi_if.v
usb1.1\rtl\usb1_defines.v
usb1.1\rtl\attic\usb1_ep.v
usb1.1\rtl\attic\usb1_ep_in.v
usb1.1\rtl\attic\usb1_ep_out.v
usb1.1\rtl\attic\usb1_fifo.v
usb1.1\rtl\attic\usb1_top.v
usb1.1\rtl\attic
usb1.1\rtl\usb1_rom1.v
usb1.1\rtl
usb1.1\phy_utmi\readme.txt
usb1.1\phy_utmi\verilog\timescale.v
usb1.1\phy_utmi\verilog\usb_phy.v
usb1.1\phy_utmi\verilog\usb_tx_phy.v
usb1.1\phy_utmi\verilog\usb_rx_phy.v
usb1.1\phy_utmi\verilog
usb1.1\phy_utmi
usb1.1
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is the largest source code store in internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.