Packet : i2c_master_slave.rar filelist
i2c_master_slave\bench\verilog\i2c_slave_model.v
i2c_master_slave\bench\verilog\spi_slave_model.v
i2c_master_slave\bench\verilog\tst_bench_top.v
i2c_master_slave\bench\verilog\wb_master_model.v
i2c_master_slave\doc\i2c_specs.pdf
i2c_master_slave\doc\src\I2C_specs.doc
i2c_master_slave\doc\src\~$C_specs.doc
i2c_master_slave\rtl\verilog\i2c_master_bit_ctrl.v
i2c_master_slave\rtl\verilog\i2c_master_byte_ctrl.v
i2c_master_slave\rtl\verilog\i2c_master_defines.v
i2c_master_slave\rtl\verilog\i2c_master_top.v
i2c_master_slave\rtl\verilog\timescale.v
i2c_master_slave\rtl\vhdl\I2C.VHD
i2c_master_slave\rtl\vhdl\i2c_master_bit_ctrl.vhd
i2c_master_slave\rtl\vhdl\i2c_master_byte_ctrl.vhd
i2c_master_slave\rtl\vhdl\i2c_master_top.vhd
i2c_master_slave\rtl\vhdl\readme
i2c_master_slave\rtl\vhdl\tst_ds1621.vhd
i2c_master_slave\sim\i2c_verilog\run\ncverilog.key
i2c_master_slave\sim\i2c_verilog\run\ncverilog.log
i2c_master_slave\sim\i2c_verilog\run\run
i2c_master_slave\software\include\oc_i2c_master.h
i2c_master_slave\sim\i2c_verilog\run
i2c_master_slave\bench\verilog
i2c_master_slave\doc\src
i2c_master_slave\rtl\verilog
i2c_master_slave\rtl\vhdl
i2c_master_slave\sim\i2c_verilog
i2c_master_slave\software\include
i2c_master_slave\bench
i2c_master_slave\doc
i2c_master_slave\rtl
i2c_master_slave\sim
i2c_master_slave\software
i2c_master_slave

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．