Introduction - If you have any usage issues, please Google them yourself
we will use the cables Spartan3 FPGA design to a specified counter using the VHDL language.
Packet : 75448138programtext.rar filelist
stage1\gaofeicounter.txt
stage1
stage3(button)\generic_counter.txt
stage3(button)\newclock.txt
stage3(button)\structure.txt
stage3(button)
stage3(generic)\generic_counter.txt
stage3(generic)\newclock.txt
stage3(generic)\structure_modual.txt
stage3(generic)
stage2\gaofeicounter.txt
stage2\newclock.txt
stage2\structure_modual.txt
stage2