The system with reference to the design of system-on-chip architecture, used a combination of FPGA and SPCE061A approach to SPCE061A Singlechip for process control and scheduling core mission FPGA for external expansion, internal self-system bus, address decoding using the entire translated code approach. DDS has built internal FPGA controller, microcontroller through the system bus to the provisions of the storage unit into the sine table DDS controller and then to set the frequency, automatic cycle of scanning, to generate high precision and high stability of the baseline measurement 5Hz signal.

Code
....\fangdaqi
....\........\AD.asm
....\........\Bus_driver.asm
....\........\clib.lib
....\........\CMacro1016.lib
....\........\Device.env
....\........\fan.env
....\........\fan.h
....\........\fan.lik
....\........\fan.opt
....\........\fan.rc
....\........\fan.set
....\........\fangdaqi.env
....\........\fangdaqi.h
....\........\fangdaqi.lik
....\........\fangdaqi.opt
....\........\fangdaqi.rc
....\........\fangdaqi.set
....\........\fangdaqi.spj
....\........\Int.c
....\........\Lcd_Drive.c
....\........\main.c
....\........\Makefile
....\........\print.c
....\........\Resource.asm
....\........\Resource.inc
....\........\SINC
....\........\SYSTEM.asm

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．