Introduction - If you have any usage issues, please Google them yourself
This is a communication signal that simulates SD protocol with the IO port of FPGA to realize the reading and writing program of SD, so long as the SD's CLK and SDATA are defined on the FPGA, the reading operation of SD can be completed