Verilog language to write the SPI interface, all synchronous design, low gate count. it is very easy to use embedded design programs.

Packet : 47651479vlsirtl_spi.zip filelist
rtl_spi/
rtl_spi/spi.v
rtl_spi/spi_bitcounter.v
rtl_spi/spi_bitcounter_rtl.v
rtl_spi/spi_bytecounter.v
rtl_spi/spi_bytecounter_rtl.v
rtl_spi/spi_clkdiv_count.v
rtl_spi/spi_clkdiv_count_rtl.v
rtl_spi/spi_clock_gen.v
rtl_spi/spi_comp3_ge.v
rtl_spi/spi_comp3_ge_rtl.v
rtl_spi/spi_comp3_se.v
rtl_spi/spi_comp3_se_rtl.v
rtl_spi/spi_control.v
rtl_spi/spi_core.v
rtl_spi/spi_cs_cnt.v
rtl_spi/spi_cs_cnt_rtl.v
rtl_spi/spi_equal3.v
rtl_spi/spi_equal3_rtl.v
rtl_spi/spi_fifo.v
rtl_spi/spi_it.v
rtl_spi/spi_map.v
rtl_spi/spi_page_cnt.v
rtl_spi/spi_page_cnt_rtl.v
rtl_spi/spi_regs.v
rtl_spi/spi_tx_rx.v
rtl_spi/spi_waitcounter.v
rtl_spi/spi_waitcounter_rtl.v

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．