integrity of the I2C slave model and spec are attached, want to use Verilog for the development of such transmission of reference

Packet : 49636967i2c_slave_model.rar filelist
I2C slave model
I2C slave model\I2C_BUS_SPECIFICATION_2.pdf
I2C slave model\i2c_slave.cr.mti
I2C slave model\i2c_slave.mpf
I2C slave model\i2c_slave.v
I2C slave model\i2c_slave.vcd
I2C slave model\run.do
I2C slave model\top.v
I2C slave model\transcript
I2C slave model\rtl_wrk
I2C slave model\rtl_wrk\_info
I2C slave model\rtl_wrk\top
I2C slave model\rtl_wrk\top\_primary.dat
I2C slave model\rtl_wrk\top\_primary.vhd
I2C slave model\rtl_wrk\top\verilog.asm
I2C slave model\rtl_wrk\i2c_slave
I2C slave model\rtl_wrk\i2c_slave\_primary.dat
I2C slave model\rtl_wrk\i2c_slave\_primary.vhd
I2C slave model\rtl_wrk\i2c_slave\verilog.asm

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．