Welcome![Sign In][Sign Up]
Location:
Other resource

Other resource List Page 10729

« 1 2 ... .24 .25 .26 .27 .28 10729.30 .31 .32 .33 .34 ... 11383 »

[Other resourceluoyan1

Description:
Platform: | Size: 8964 | Author: 骆焱 | Hits:

[Other resource猜单词

Description: and rings like the English word games guess that's more interesting. Joined the makefile can be compiled under Linux embedded system needs applications
Platform: | Size: 14547 | Author: 高约 | Hits:

[Other resourceDMS

Description: C language to the library management system, after repeated WinTC debugging, and guarantee operations. With makefile, the linux environment compiler become embedded systems used in the document
Platform: | Size: 34428 | Author: 高约 | Hits:

[Other resourcelinux程序设计源码

Description: Source Linux program, a total of 20 in the procedure under Linux
Platform: | Size: 521540 | Author: 王连杰 | Hits:

[Other resourceEmailSender

Description:
Platform: | Size: 704090 | Author: 作乐 | Hits:

[Other resource用cpld实现曼彻斯特编码

Description: cpld achieve with Manchester encoding with Verilog HDL Manchester encoding. for Communication
Platform: | Size: 4579 | Author: 李鹏 | Hits:

[Other resource如何用Delphi进行ArcObjects的应用开发

Description: how to use Delphi to develop AO, AO is mainly based on the development of basic knowledge can know after
Platform: | Size: 8734 | Author: 郭伟 | Hits:

[Other resource异步FIFO存储器的控制设计

Description: asynchronous FIFO controller design for the main asynchronous FIFO controller design. The language used Verilog HDL.
Platform: | Size: 6655 | Author: 李鹏 | Hits:

[Other resourceD触发器的设计

Description: D flip-flop with the main design of the timing circuit. The language used for Verilog HDL.
Platform: | Size: 3572 | Author: 李鹏 | Hits:

[Other resource用一位全加器组成四位全加器

Description: All-Canadian with a composed four-adder. The language used is the Verilog HDL. In addition main The design.
Platform: | Size: 3633 | Author: 李鹏 | Hits:

[Other resource指令译码电路的设计

Description: instruction decoder circuit design. Mainly used in digital circuit design. The language used for Verilog HDL.
Platform: | Size: 3880 | Author: 李鹏 | Hits:

[Other resourcej2me电子词典111

Description: a J2ME electronic dictionary procedures, quite good, with the development of the jb, wtk2.2
Platform: | Size: 578648 | Author: 张龙 | Hits:
« 1 2 ... .24 .25 .26 .27 .28 10729.30 .31 .32 .33 .34 ... 11383 »

CodeBus www.codebus.net