The use of Verilog language, top-down hierarchical management design idea Verilog HDL description of the behavior and structure of a description of the realization of frequency meter 8, 4 0 detection circuit principle of the amendment note

fre_ctrl.v
给定4个0的修正.ppt
频率计count10.v
频率计latch_16.v

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．