Description: 用design compiler对verilog hdl的程序进行逻辑综合最后生成门级网表即用门生成的电路图。-Verilog hdl with design compiler of the logic synthesis procedure generates the final gate-level netlist that is generated with the door circuit. Platform: |
Size: 681984 |
Author:康华 |
Hits:
Search - DesignCompilerPPT