Location:
Search - LXA
Search list
Description: 将4MHz的访波输入到ccc模块上，输出500Hz提供鸣叫声频。1kHz的方波经fen10模块进行十分频后为秒模块mian、分模块mina、时模块hour，提供时钟信号；用sst模块为整点报时提供控制信号，（当59 50\"、52\"、54\"、56\"、58\"时，q500输出为”1”，秒为00时qlk输出为”1”,这两个信号经过逻辑或门实现报时功能）；用sel模块提供数码管片选信号；用模块bbb将对应数码管信号送出需要的显示信号；用七段译码器dispa模块进行译码。
将4MHz的访波输入到ccc模块上，输出500Hz提供鸣叫声频。1kHz的方波经fen10模块进行十分频后为秒模块mian、分模块mina、时模块hour，提供时钟信号；用sst模块为整点报时提供控制信号，（当59 50\"、52\"、54\"、56\"、58\"时，q500输出为”1”，秒为00时qlk输出为”1”,这两个信号经过逻辑或门实现报时功能）；用sel模块提供数码管片选信号；用模块bbb将对应数码管信号送出需要的显示信号；用七段译码器dispa模块进行译码。-to 4MHz visit to ccc wave input module, the output 500Hz frequency for calls. 1kHz square by the very fen10 frequency module after module mian seconds, the sub-module mina. When module hour, the clock signal; WinCC module used for the entire point timekeeping provide control signals, (When 59 50 ", 52", 54 ", 56", 58 ", q500 output" 1 ", for 00 seconds when qlk output to "1", which signals through two doors or logic to achieve timekeeping function); sel module with a digital control unit elections signal; bbb modules corresponding to the digital signal of the need to send signals show; with paragraph 107 of the decoder for decoding dispa module. 4 MHz will visit wave input module to ccc, output 500 Hz frequency for calls. 1 kHz square wave by fe
Platform: |
Size: 6425 |
Author: 索海铖 |
Hits:
Description: 将4MHz的访波输入到ccc模块上，输出500Hz提供鸣叫声频。1kHz的方波经fen10模块进行十分频后为秒模块mian、分模块mina、时模块hour，提供时钟信号；用sst模块为整点报时提供控制信号，（当59 50"、52"、54"、56"、58"时，q500输出为”1”，秒为00时qlk输出为”1”,这两个信号经过逻辑或门实现报时功能）；用sel模块提供数码管片选信号；用模块bbb将对应数码管信号送出需要的显示信号；用七段译码器dispa模块进行译码。
将4MHz的访波输入到ccc模块上，输出500Hz提供鸣叫声频。1kHz的方波经fen10模块进行十分频后为秒模块mian、分模块mina、时模块hour，提供时钟信号；用sst模块为整点报时提供控制信号，（当59 50"、52"、54"、56"、58"时，q500输出为”1”，秒为00时qlk输出为”1”,这两个信号经过逻辑或门实现报时功能）；用sel模块提供数码管片选信号；用模块bbb将对应数码管信号送出需要的显示信号；用七段译码器dispa模块进行译码。-to 4MHz visit to ccc wave input module, the output 500Hz frequency for calls. 1kHz square by the very fen10 frequency module after module mian seconds, the sub-module mina. When module hour, the clock signal; WinCC module used for the entire point timekeeping provide control signals, (When 59 50 ", 52", 54 ", 56", 58 ", q500 output" 1 ", for 00 seconds when qlk output to "1", which signals through two doors or logic to achieve timekeeping function); sel module with a digital control unit elections signal; bbb modules corresponding to the digital signal of the need to send signals show; with paragraph 107 of the decoder for decoding dispa module. 4 MHz will visit wave input module to ccc, output 500 Hz frequency for calls. 1 kHz square wave by fe
Platform: |
Size: 6144 |
Author: 索海铖 |
Hits:
Description: LXI标准下的网络VISA设计与实现LXI Standard Network Design and Implementation of VISA-LXI Standard Network Design and Implementation of VISA
Platform: |
Size: 439296 |
Author: hi |
Hits: