Search - RSC Decoder

Search - RSC Decoder - List

[Streaming Mpeg4] H264AVCDecoderLibTestStatic DL : 0: Simulation of Turbo Encoding and Decoding" A randomly generated information bits are encoded with Turbo Encoder (which uses two RSC Encoders in parallel along with an interleaver) and added with AWG Noise then decoded with Turbo Decoder (Soft Output Viterbi Algorithm). We have understood/used TI TMS320C55x Processor and its assembly instruction set.
Update : 2025-02-17 Size : 285kb Publisher : satya
[matlab] LogMAPdecoder DL : 0: LogMAP译码算法,可用于递归卷积编码和非递归卷积编码的译码，代码质量高，供参考-<1> Log MAP decoder for RSC and NSC convolutional codes <2> Based on Lalit Bahl s original BCJR algorithm and its logarithmic version (Hanzo & Woodard). <3> Test-bench code is also included.
Update : 2025-02-17 Size : 5kb Publisher : Leo Tsao
[3G develop] PCCCs-in-an-AWGN-channel- DL : 0: VS2010及IT++4.2下实现PCCC在AWGN信道上的仿真-This program simulates Parallel Concatenated Convolutional Codes (PCCCs) of coding rate 1/3 using a turbo decoder with two SISO RSC modules. Reference: S. Benedetto, D. Divsalar, G. Motorsi and F. Pollara, "A Soft-Input Soft-Output Maximum A posteriori (MAP) Module to Decode Parallel and Serial Concatenated Codes", TDA Progress Report, nov. 1996
Update : 2025-02-17 Size : 2kb Publisher : raven
[3G develop] SCCCs-in-an-AWGN-channel- DL : 0: VS2010及IT++4.2下实现SCCC在AWGN信道上的仿真-This program simulates Serially Concatenated Convolutional Codes (SCCCs) of coding rate 1/4 using a turbo decoder with a SISO NSC module and a SISO RSC module. Reference: S. Benedetto, D. Divsalar, G. Motorsi and F. Pollara, "A Soft-Input Soft-Output Maximum A posteriori (MAP) Module to Decode Parallel and Serial Concatenated Codes", TDA Progress Report, nov. 1996
Update : 2025-02-17 Size : 2kb Publisher : raven