Description: Simulation of Turbo Encoding and Decoding" A randomly generated information bits are encoded with Turbo Encoder (which uses two RSC Encoders in parallel along with an interleaver) and added with AWG Noise then decoded with Turbo Decoder (Soft Output Viterbi Algorithm). We have understood/used TI TMS320C55x Processor and its assembly instruction set. Platform: |
Size: 291840 |
Author:satya |
Hits:
Search - RSC turbo Viterbi