Location:
Search - diva cadence
Search list
Description: 本手册共分为三部分：第一部分分为四章，分别介绍Cadence cdsSpice、virtuoso Editing、Diva和verilog。第二部分主要介绍MEDICI。第三部分是附录部分，是对前两章的一个补充,并简要的介绍了寄生元件提取语句的语法。
Platform: |
Size: 16741413 |
Author: zjh |
Hits:
Description: cadence教程。内容全面，各种检证方法详细列举。适合各种层次的学习者。-cadence tutorial. Comprehensive range of inspection methods in detail. Suitable for all levels of learners.
Platform: |
Size: 1673216 |
Author: luo |
Hits:
Description: 本手册共分为三部分：第一部分分为四章，分别介绍Cadence cdsSpice、virtuoso Editing、Diva和verilog。第二部分主要介绍MEDICI。第三部分是附录部分，是对前两章的一个补充,并简要的介绍了寄生元件提取语句的语法。-This manual is divided into three parts: the first part is divided into four chapters, respectively, introduce Cadence cdsSpice, virtuoso Editing, Diva and verilog. Introduce the second part of the main MEDICI. The third part is the appendix of the first two chapters of a supplement to, and briefly introduce the components of the parasitic extraction statement grammar.
Platform: |
Size: 16741376 |
Author: zjh |
Hits:
Description: 这个是一个不错的cadence教程
这个是一个不错的cadence教程
这个是一个不错的cadence教程-This is a good cadence tutorial this is a good cadence tutorial this is a good cadence tutorial
Platform: |
Size: 930816 |
Author: hhsjsxx |
Hits:
Description: CADENCE 芯片版图设计工具VIRTUSO/DIVA/DRACULA 入门手册-Cadence chip layout tools VIRTUSO/DIVA/DRACULA Getting Started Manual
Platform: |
Size: 312320 |
Author: 秘俊杰 |
Hits:
Description: cadence 教程
comonent建立.doc
Diva验证工具使用说明：.doc
DIVA中寄生元器件提取语句介绍：.doc
Post Layout simulation.doc
第一章 CdsSpice的使用说明.doc
第二章 Virtuoso Editing.doc
第三章 Diva验证工具的使用说明.doc
第四章 Verilog 的使用方法.doc-The cadence tutorial comonent the establishment of the Diva verification tool of doc Instructions for use: parasitic components to extract the statement introduced in the doc the DIVA:. doc the Post the Layout simulation.doc CdsSpice instructions for use. doc second chapter of the Virtuoso Editing.doc Diva verification tool instructions for use. the doc fourth Verilog use. doc
Platform: |
Size: 1754112 |
Author: linkfile |
Hits:
Description: 集成电路的后端设计包括版图设计和验证。采用Cadence的Virtuoso Layout Editor的版图设计环境进行版图设计。利用Virtuoso Layout Editer的集成验证工具DIVA进行了验证。验证的整个的过程包括：设计规则检查（Design Rule Checking 简称DRC ）、电学规则检查（Electronics Rule Checking 简称ERC）、电路图版图对照（Layout Versus Schematic 简称LVS）、以及版图寄生参数提取（Layout Parameter Extraction 简称LPE）-The integrated circuit the backend design including layout design and verification. Layout using Cadence Virtuoso Layout Editor environment for layout design. Integrated verification tools using Virtuoso Layout Editer DIVA verified. Verification of the entire process, including: design rule checking (Design Rule Checking DRC), electrical rule checking (Electronics Rule Checking ERC) Schematic layout control (Layout Versus Schematic LVS), and the layout parasitic extraction (Layout Parameter Extraction referred LPE)
Platform: |
Size: 149504 |
Author: alan |
Hits: