Location:
Search - fifo_datapath
Search list
Description: verilog实现，串转并通过fifo再并转串，可以满足输入速率自由输出的一半时，输出仍可持续发送-verilog achieved, and through serial switch and switch again fifo Series, Rate free importation to meet half of the output, the output is still sustainable Send
Platform: |
Size: 2427 |
Author: seiji |
Hits:
Description:
Platform: |
Size: 2048 |
Author: |
Hits:
Description: verilog实现，串转并通过fifo再并转串，可以满足输入速率自由输出的一半时，输出仍可持续发送-verilog achieved, and through serial switch and switch again fifo Series, Rate free importation to meet half of the output, the output is still sustainable Send
Platform: |
Size: 2048 |
Author: dropins |
Hits:
Description: verilog实现，串转并通过fifo再并转串，可以满足输入速率自由输出的一半时，输出仍可持续发送-verilog achieved, and through serial switch and switch again fifo Series, Rate free importation to meet half of the output, the output is still sustainable Send
Platform: |
Size: 2048 |
Author: WhieHou |
Hits: