Location:
Search - ieee paper
Search list
Description: embedded web server IEEE paper
Platform: |
Size: 9973756 |
Author: 潘 应 云 |
Hits:
Description: 关于FPGA流水线设计的论文
This work investigates the use of very deep pipelines for
implementing circuits in FPGAs, where each pipeline
stage is limited to a single FPGA logic element (LE). The
architecture and VHDL design of a parameterized integer
array multiplier is presented and also an IEEE 754
compliant 32-bit floating-point multiplier. We show how to
write VHDL cells that implement such approach, and how
the array multiplier architecture was adapted. Synthesis
and simulation were performed for Altera Apex20KE
devices, although the VHDL code should be portable to
other devices. For this family, a 16 bit integer multiplier
achieves a frequency of 266MHz, while the floating point
unit reaches 235MHz, performing 235 MFLOPS in an
FPGA. Additional cells are inserted to synchronize data,
what imposes significant area penalties. This and other
considerations to apply the technique in real designs are
also addressed.-FPGA pipelined designs on paper This work investigates the use of very deep pipelines forimplementing circuits in FPGAs, where each pipelinestage is limited to a single FPGA logic element (LE). Thearchitecture and VHDL design of a parameterized integerarray multiplier is presented and also an IEEE 754compliant 32-bit floating-point multiplier. We show how towrite VHDL cells that implement such approach, and howthe array multiplier architecture was adapted. Synthesisand simulation were performed for Altera Apex20KEdevices, although the VHDL code should be portable toother devices. For this family, a 16 bit integer multiplierachieves a frequency of 266MHz, while the floating pointunit reaches 235MHz, performing 235 MFLOPS in anFPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and otherconsiderations to apply the technique in real designs arealso addressed.
Platform: |
Size: 179200 |
Author: 李中伟 |
Hits:
Description: a fast multigrid solver for geometric active contour models
For a detailed description of the method see the paper
G. Papandreou and P. Maragos,
Multigrid Geometric Active Contour Models,
IEEE Transactions on Image Processing, vol. 16, no. 1, pp. 229-240, Jan. 2007.
Platform: |
Size: 505856 |
Author: wdbigboy |
Hits:
Description: 几篇介绍ACE的IEEE论文,如果无法登录IEEE的同学可以看下-ACE introduced a few of the IEEE paper, if students can not log IEEE can facie
Platform: |
Size: 1136640 |
Author: jack |
Hits:
Description: embedded web server IEEE paper
Platform: |
Size: 9973760 |
Author: 潘 应 云 |
Hits:
Description: IEEE论文写作模板,对于想在IEEE上发表论文的同志有用。
-IEEE thesis writing templates, who want to publish papers in IEEE comrades useful.
Platform: |
Size: 11264 |
Author: lidong |
Hits:
Description: the template for IEEE paper, this is very useful for someone who plans to paper his studying in IEEE.
Platform: |
Size: 11264 |
Author: lidong |
Hits:
Description: It s a IEEE paper.In this paper,the author proposed two new frequency synchronization unsing PN sequences for OFDM system.-It sa IEEE paper.In this paper, the author proposed two new frequency synchronization unsing PN sequences for OFDM system.
Platform: |
Size: 189440 |
Author: fisher |
Hits:
Description: 动态多用户检测 IEEE论文算法实现 随机集的实现方法-dynamic MUD application of IEEE paper
Randon set thoery
IEEE paper
Platform: |
Size: 3072 |
Author: vincnet |
Hits:
Description: Multiplicative 影像噪聲去除.含原始IEEE參考論文及範例圖片.-Implementing IEEE paper:Spatially adaptive multiplicative noise image denoising technique.
Original reference paper and Matlab code programs are included.
Platform: |
Size: 2494464 |
Author: George |
Hits:
Description: wavelet based watermarking with dwt2 function in matlab it s an implementaton of an ieee paper.its a visible watermark it calculates the peak signal to noise ratio and the mean square error
Platform: |
Size: 1024 |
Author: peed |
Hits:
Description: 这是写IEEE会议文章专用的模板。博士写文章必备-IEEE Paper format
Platform: |
Size: 16384 |
Author: 文大哥 |
Hits:
Description: 该文档详细说明了IEEE论文格式的各种要求,说明部分为中文,结尾富有IEEE英文范文一篇。-This document detail the IEEE paper format, explains the various requirements of the part to be Chinese, ending rich IEEE English essays an article
Platform: |
Size: 459776 |
Author: xiaozhu |
Hits:
Description: IEEE paper for analysis based on ofdm
Platform: |
Size: 720896 |
Author: siva |
Hits:
Description: IEEE paper for analysis based on ofdm
Platform: |
Size: 219136 |
Author: siva |
Hits:
Description: convolution encoder ieee paper
Platform: |
Size: 601088 |
Author: jeevithpaul |
Hits:
Description: IEEE Paper conference of UNI
Platform: |
Size: 15337472 |
Author: Trieu |
Hits:
Description: Energy efficient Cognitive radios Network IEEE Paper
Platform: |
Size: 648192 |
Author: manuanu
|
Hits:
Description: ieee paper for rtx51
Platform: |
Size: 765952 |
Author: rameshkumar
|
Hits:
Description: sample ieee paper for adas
Platform: |
Size: 2186240 |
Author: rameshkumar
|
Hits:
« 12
3
4
5
6
7
8
9
10
...
34
»