Welcome![Sign In][Sign Up]
Location:
Search - labview clock signal

Search list

[OtherLabvie_example

Description: 个人收集的一些Labview源码资料 很有代表性 里面的思想很值得借鉴-Labview to collect some personal information very representative source inside thinking is worth learning
Platform: | Size: 2138112 | Author: | Hits:

[Communication-Mobileslla120

Description: 锁相环是一种反馈电路,其作用是使得电路上的时钟和某一外部时钟的相位同步。PLL通过比较外部信号的相位和由压控晶振(VCXO)的相位来实现同步的,在比较的过程中,锁相环电路会不断根据外部信号的相位来调整本地晶振的时钟相位,直到两个信号的相位同步。-PLL is a feedback circuit, and its role is to make the clock circuit and a phase of external clock synchronization. PLL signal by comparing the external voltage-controlled crystal phase and the (VCXO) to achieve synchronization phase, in comparison, the phase-locked loop circuit will continue in accordance with external signals of local oscillator phase to adjust the clock phase, until Phase synchronization of two signals.
Platform: | Size: 141312 | Author: liusen | Hits:

[LabViewLabview-Digital-Signal-Processing

Description: 5个源代码,用于数字信号的时域处理、频域处理和信号滤波处理。同时含有一个桌面时钟的源代码。 -5 source code, time domain for digital signal processing, frequency domain processing and signal filter processing. Containing a desktop clock source code.
Platform: | Size: 193536 | Author: 张智广 | Hits:

CodeBus www.codebus.net