Welcome![Sign In][Sign Up]
Location:
Search - memory alignment arm

Search list

[ARM-PowerPC-ColdFire-MIPSARM_data_alignment_principle

Description: 講述ARM下的字符數據對齊方式的內容,以及采用字節對齊方式的原理及需要對齊的原因和考慮硬件內存情況下不需要對齊的方法。-On ARM under the character data alignment, as well as the use of byte alignment principle and alignment required to consider the causes and circumstances do not require hardware memory alignment method.
Platform: | Size: 443392 | Author: Jeff LAR | Hits:

[ARM-PowerPC-ColdFire-MIPSLM3S615_cn

Description: LM3S615 微控制器包含以下的产品特性: 􀁺 32 位RISC 性能 - 采用为小型嵌入式应用方案而优化的32 位ARM® CortexTM M3 v7M 结构 - 可兼容Thumb® 的Thumb-2 专用指令集处理器内核,可提高代码密度 - 50-MHz 工作频率 - 硬件除法和单周期乘法 - 集成了嵌套向量中断控制器(NVIC)以提供明确的中断处理 - 29 个中断,带8 个优先级 - 存储器保护单元(MPU)为受保护的操作系统功能提供了一种特权模式 - 非对齐式的数据访问,使数据可以有效地压入内存 - 极细微的位元处理操作(atomic bit-banding)可最大限度地使用内存,并且提供 精简(streamlined)的外设控制-LM3S615 micro controller contains the following characteristics: 􀁺 32 位RISC 性能 -the embedded application scheme for the small and the optimization of the 32-bit ARM ® CortexTM M3 v7M structure -compatible with the Thumb ® Thumb-2 special instruction set processor core, can improve the code density -50-MHz working frequency -hardware division and single cycle the multiplication -integrated nested vector interrupt controller (NVIC) to provide clear interrupt handling -29 interrupt, with eight priority -memory protection unit (MPU) for protected operating system function provides a privilege mode -the alignment of the type data access, so that data can be effective pressure into memory -extremely slight bit processing operation (atomic bit-banding) can maximum use of memory, and to provide Streamline (streamlined) control of peripherals
Platform: | Size: 2130944 | Author: 周文杰 | Hits:

CodeBus www.codebus.net