CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - simulink pll with matlab
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - simulink pll with matlab - List
[
Communication-Mobile
]
costas8
DL : 0
用软件锁相环解调QPSK的simulink仿真,希望有帮助-software PLL QPSK demodulator the simulink, with the hope of helping
Update
: 2025-02-19
Size
: 17kb
Publisher
:
[
source in ebook
]
communication_example
DL : 0
2ASK(OOK)信号的解调.svu 2ASK与MASK的功率谱.svu 2DPSK的差分编码与解码.svu 2FSK非相干解调.svu 2FSK相干解调.svu 2PSK与2DPSK调制.svu ASK的OOK法生成.svu Costas锁相环解调2DPSK.svu-2ASK (OOK) signal demodulation. Svu 2ASK MASK with the power spectrum. Svu 2 DPSK Differential encoding and decoding. svu 2FSK non-coherent demodulation. svu 2FSK coherent demodulation. sv u 2PSK with 2DPSK modulation. svu ASK Generation of OOK. Costas PLL svu Demodulation two DPSK.svu
Update
: 2025-02-19
Size
: 10kb
Publisher
:
nelson
[
matlab
]
simulink_labs
DL : 1
包括了对不同通信系统的simulink仿真,如AM, DSB-SC, FM, PLL, Data Acquistion, Digital Data Transmission, PCM and Delta Modulation。通过这些可以帮助用户对通信仿真有更深的理解。-This project allows you to learn the communication systems in greater depth by giving you the reins to play with it ! It contains the simulink files (*.mdl) which are block design files of various communication systems such as AM, DSB-SC, FM, PLL, Data Acquisition, Digital Data Transmission, PCM and Delta Modulation.
Update
: 2025-02-19
Size
: 1.93mb
Publisher
:
yinwenyi
[
matlab
]
PhaseLockedLoop
DL : 0
This tutorial starts with a simple conceptual model of an analog Phase-Locked Loop (PLL). Through elaboration it ends at a model of an all digital and fixed-point phase-locked loop. The final model can serve a starting point for code generation (both ANSI C or synthesizable HDL). The step-wise elaboration of the model illustrates how Simulink® forms the basis a model-based design where continuous verification of the model reduces errors. -This tutorial starts with a simple conceptual model of an analog Phase-Locked Loop (PLL). Through elaboration it ends at a model of an all digital and fixed-point phase-locked loop. The final model can serve a starting point for code generation (both ANSI C or synthesizable HDL). The step-wise elaboration of the model illustrates how Simulink® forms the basis a model-based design where continuous verification of the model reduces errors.
Update
: 2025-02-19
Size
: 390kb
Publisher
:
张骅
[
matlab
]
PhaseLockedLoop
DL : 0
matlab下设计的pll锁相环,适用于电网电压锁相,不平衡锁相效果还没测试(pll phase lock with matlab simulink, haven't been tested for unbalanced situation)
Update
: 2025-02-19
Size
: 375kb
Publisher
:
LNPRC
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.