Welcome![Sign In][Sign Up]
Location:
Search - simulink pll with matlab

Search list

[Communication-Mobilecostas8

Description: 用软件锁相环解调QPSK的simulink仿真,希望有帮助-software PLL QPSK demodulator the simulink, with the hope of helping
Platform: | Size: 17408 | Author: | Hits:

[source in ebookcommunication_example

Description: 2ASK(OOK)信号的解调.svu 2ASK与MASK的功率谱.svu 2DPSK的差分编码与解码.svu 2FSK非相干解调.svu 2FSK相干解调.svu 2PSK与2DPSK调制.svu ASK的OOK法生成.svu Costas锁相环解调2DPSK.svu-2ASK (OOK) signal demodulation. Svu 2ASK MASK with the power spectrum. Svu 2 DPSK Differential encoding and decoding. svu 2FSK non-coherent demodulation. svu 2FSK coherent demodulation. sv u 2PSK with 2DPSK modulation. svu ASK Generation of OOK. Costas PLL svu Demodulation two DPSK.svu
Platform: | Size: 10240 | Author: nelson | Hits:

[matlabsimulink_labs

Description: 包括了对不同通信系统的simulink仿真,如AM, DSB-SC, FM, PLL, Data Acquistion, Digital Data Transmission, PCM and Delta Modulation。通过这些可以帮助用户对通信仿真有更深的理解。-This project allows you to learn the communication systems in greater depth by giving you the reins to play with it ! It contains the simulink files (*.mdl) which are block design files of various communication systems such as AM, DSB-SC, FM, PLL, Data Acquisition, Digital Data Transmission, PCM and Delta Modulation.
Platform: | Size: 2022400 | Author: yinwenyi | Hits:

[matlabPhaseLockedLoop

Description: This tutorial starts with a simple conceptual model of an analog Phase-Locked Loop (PLL). Through elaboration it ends at a model of an all digital and fixed-point phase-locked loop. The final model can serve a starting point for code generation (both ANSI C or synthesizable HDL). The step-wise elaboration of the model illustrates how Simulink® forms the basis a model-based design where continuous verification of the model reduces errors. -This tutorial starts with a simple conceptual model of an analog Phase-Locked Loop (PLL). Through elaboration it ends at a model of an all digital and fixed-point phase-locked loop. The final model can serve a starting point for code generation (both ANSI C or synthesizable HDL). The step-wise elaboration of the model illustrates how Simulink® forms the basis a model-based design where continuous verification of the model reduces errors.
Platform: | Size: 399360 | Author: 张骅 | Hits:

[matlabPhaseLockedLoop

Description: matlab下设计的pll锁相环,适用于电网电压锁相,不平衡锁相效果还没测试(pll phase lock with matlab simulink, haven't been tested for unbalanced situation)
Platform: | Size: 384000 | Author: LNPRC | Hits:

CodeBus www.codebus.net