Location:
Search - virtuoso
Search list
Description: Cadence设计系统公司（纽约证券交易所代码：CDN）和广晟微电子公司今天共同宣布，广晟已经通过Cadence Virtuoso 全定制平台成功地开发出第一代10Gbps高速光传输集成电路（IC），而且只用了不到16个星期的时间。借助Virtuoso全定制设计平台为先进的全定制IC设计提供的整合平台、完整流程以及最优化的技术，广晟无需进行硅反复设计即可制作出复杂的通讯用集成电路。
Platform: |
Size: 3719175 |
Author: 谢峰 |
Hits:
Description: 本手册共分为三部分：第一部分分为四章，分别介绍Cadence cdsSpice、virtuoso Editing、Diva和verilog。第二部分主要介绍MEDICI。第三部分是附录部分，是对前两章的一个补充,并简要的介绍了寄生元件提取语句的语法。
Platform: |
Size: 16741413 |
Author: zjh |
Hits:
Description: cadence教程。内容全面，各种检证方法详细列举。适合各种层次的学习者。-cadence tutorial. Comprehensive range of inspection methods in detail. Suitable for all levels of learners.
Platform: |
Size: 1673216 |
Author: luo |
Hits:
Description: Cadence设计系统公司（纽约证券交易所代码：CDN）和广晟微电子公司今天共同宣布，广晟已经通过Cadence Virtuoso 全定制平台成功地开发出第一代10Gbps高速光传输集成电路（IC），而且只用了不到16个星期的时间。借助Virtuoso全定制设计平台为先进的全定制IC设计提供的整合平台、完整流程以及最优化的技术，广晟无需进行硅反复设计即可制作出复杂的通讯用集成电路。
-Cadence Design Systems, Inc. (NYSE: CDN) and Rising Micro Electronics Corporation today announced that Rising has adopted Cadence Virtuoso Custom Platform successfully developed the first-generation 10Gbps optical transmission of high-speed integrated circuits (IC), and only less than 16 weeks time. With Virtuoso Custom Design Platform for advanced full-custom IC design platform to provide integrated, complete and optimize the flow of technology, widely sung repeatedly the need for the design of silicon can produce complex integrated circuits for communications.
Platform: |
Size: 3719168 |
Author: 谢峰 |
Hits:
Description: 本手册共分为三部分：第一部分分为四章，分别介绍Cadence cdsSpice、virtuoso Editing、Diva和verilog。第二部分主要介绍MEDICI。第三部分是附录部分，是对前两章的一个补充,并简要的介绍了寄生元件提取语句的语法。-This manual is divided into three parts: the first part is divided into four chapters, respectively, introduce Cadence cdsSpice, virtuoso Editing, Diva and verilog. Introduce the second part of the main MEDICI. The third part is the appendix of the first two chapters of a supplement to, and briefly introduce the components of the parasitic extraction statement grammar.
Platform: |
Size: 16741376 |
Author: zjh |
Hits:
Description: 计算电路中晶体管的关键参数。
界面友好，功能实用。-a useful tools to calculate the scale of mos transistor.
This Program is dedicated to calculate the Parameters of the MOSFET in analog IC design.
Microsoft .net framework 2.0 or above is needed.
1) Input every THREE parameters in (Ids, Vdsat, Vds, W/L) to claculate the other one. Leave the textbox of the parameter to be calculated in EMPTY.
2) Input the ABS value of Ids, Vdsat and Vds for pmos.
3) Fast Switch: Use space, enter or tab to switch to the next input area quickly.
4) Dynamic Increase: Press the button "+" to increase the number of MOSFET.
5) Program can minizied to system tray. Click to bring it to front.
6) Select "On Top" when you finished calculation and intput data in other programs like Cadence Virtuoso.
Platform: |
Size: 14336 |
Author: 杜睿 |
Hits:
Description: virtuoso软件 非常好大家看看，如果需要就可以下了 是一些virtuoso的中文资料 很难得啊
-virtuoso
Platform: |
Size: 1520640 |
Author: 唐志晨 |
Hits:
Description: Virtuoso-XL_Layout_Editor best free cadence tutorial material guide in design asic and soc
Platform: |
Size: 2922496 |
Author: loktikvj |
Hits:
Description: 在cadence virtuoso 下画bus的skill程序。-In the cadence virtuoso painting under the bus of the skill procedure.
Platform: |
Size: 1024 |
Author: cgqiao |
Hits:
Description: 在cadence virtuoso 下自动对齐已选中的layout-In the cadence virtuoso, automatic alignment has been selected layout
Platform: |
Size: 4096 |
Author: cgqiao |
Hits:
Description: 在cadence virtuoso schematic 自动替换已有的cell到不同的lib-In the cadence virtuoso schematic automatically replace the existing cell to a different lib
Platform: |
Size: 7168 |
Author: cgqiao |
Hits:
Description: 在cadence virtuoso layout下可以自动/手动打label-In the cadence virtuoso layout may be automatic/manual beat label
Platform: |
Size: 2048 |
Author: cgqiao |
Hits:
Description: 在cadence virtuoso layout下画tap的程序-In the cadence virtuoso layout program under the painted tap
Platform: |
Size: 4096 |
Author: cgqiao |
Hits:
Description: layout时有西功能没有快捷键，以下脚本就增加一些好用的功能的快捷方式，可更改。-add Cadence virtuoso ShortKey
Platform: |
Size: 1024 |
Author: chenyugu |
Hits:
Description: 删除孤立过孔，cadence skill开发的程序-delete via
Platform: |
Size: 2048 |
Author: oday |
Hits:
Description: 通过一些基本操作熟悉Linux 操作系统下Virtuoso Analog Design
Environment 设计工具。
Virtuoso Analog Design Environment 是一个在Design Framework II 设计软件
系列中的一个，它可以进行输出波形查看，模拟仿真等，Virtuoso Analog Design
Environment 有一个非常友好的图形界面。-Familiar with some basic operations through the Linux operating system Virtuoso Analog Design Environment design tool. Virtuoso Analog Design Environment is a design in the Design Framework II software in a series, it can be output waveform view, simulation, etc., Virtuoso Analog Design Environment has a very friendly graphical interface.
Platform: |
Size: 2134016 |
Author: 史培霖 |
Hits:
Description: Cadence User Manual
contents:
Introduction to Cadence. Basic Features
Schematic Edition and Circuit Simulation with Cadence DFWII and Spectre / Hspice,Affirma
Schematic Edition and Simulation of an OTA
Layout Edition and Verification using Virtuoso
Platform: |
Size: 7415808 |
Author: Priyanka G |
Hits:
Description: Virtuoso Schematic Editor SKILL Fun
Platform: |
Size: 19901440 |
Author: 段倩妮 |
Hits:
Description: Virtuoso Preview SKILL Functions Re
Platform: |
Size: 20505600 |
Author: 段倩妮 |
Hits:
Description: virtuoso中创建bus线的skill程序(Skill program for creating bus line in virtuoso)
Platform: |
Size: 2048 |
Author: nihao040
|
Hits: