Search - vlsi placement

[Windows Develop] ENCODINGMETHOD

Description: The sequence-pair was proposed to represent a rectangle packing and a placement, and is used to place modules automatically in VLSI layout design. Several decoding methods of sequence-pair were proposed. However, encoding methods are not found except the original one called “gridding”.
Platform: | Size: 101376 | Author: aditi2000 | Hits:

[Post-TeleCom sofeware systems] FengShui.tar

Description: FengShui: custom ASIC layout placement for gigascale VLSI circuits, for gate array, sea of gate and standard cell designs, scales well into million gate designs-FengShui: custom ASIC layout placement for gigascale VLSI circuits, for gate array, sea of gate and standard cell designs, scales well into million gate designs
Platform: | Size: 584704 | Author: Ernesto Liu | Hits:

[SCM] 038736837X

Description: Modern Circuit Placement: Best Practices and Results describes advanced techniques in VLSI circuit placement which is one of the most important steps of the VLSI physical design flow. Physical design addresses the back-end layout stage of the chip design process. As technology scales down, the significance of interconnect optimization becomes much more important and physical design, particularly the placement process, is essential to interconnect optimization.
Platform: | Size: 15185920 | Author: 朋友 | Hits:

[Other systems] MCNC PLACEMENT BENCHMARK .blif

Description: VLSI IC DESIGN PLACEMENT BENCHMARK MCNC .blif
Platform: | Size: 5899517 | Author: ahimsafollower@gmail.com | Hits:

[Other systems] Faraday Mixed-size Placement Benchmarks [vlsi] [IC]

Description: ICCAD 2004 Faraday Mixed-size Benchmarks with routing information Faraday Corp. recently released three benchmarks, originally intended for comparisons between structured and conventional ASICs. We apply to these benchmarks a standard ASIC design flow to generate five mixed-size designs. Faraday benchmarks include three commonly-used functional blocks: (I) 16-bit DSP, (II) 32-bit RISC CPU and (III) DMA. Other details on these benchmarks such as the EDA Tools used by Faraday, implementation conditions, settings etc. can be found in on the faraday web-site. To minimize the impact of routing on the results of the accounted placement approaches, we avoid clock-tree generation and power routing in our flows. However, both clock-trees and power rails can be built on theses benchmarks. Following is the description of our ASIC flow which we used for generating the mixed-size benchmarks from the original netlists.
Platform: | Size: 7427884 | Author: ahimsafollower@gmail.com | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[Windows Develop] ENCODINGMETHOD

[Post-TeleCom sofeware systems] FengShui.tar

[SCM] 038736837X

[Other systems] MCNC PLACEMENT BENCHMARK .blif

[Other systems] Faraday Mixed-size Placement Benchmarks [vlsi] [IC]

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO01

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO02

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO03

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO04

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO05

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO06

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO07

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO08

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO09

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO10

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO11

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO12

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO13

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO14

[Other systems] VLSI IC DESIGN PLACEMENT BENCHMARK PEKO15

CodeBus www.codebus.net