Description: This is a FPGA-BCD Encoder design. Compilers can be downloaded to the device simulation Altea.
To Search:
- [NetTime] - When the network from the Internet, acce
- [15AlteraDEIP] - 15 Altera s IP source .15 months of Alte
- [hamming.tar] - Verilog Language realize the Hamming (3,
File list (Check if you may need any files):