Description: Described using VHDL UART finishing the document, very comprehensive and very detailed code Notes
- [uart_VHDL] - Uart VHDL implementation code Module des
- [DE2_NET] - De2_top.rar, got the IP core, everyone!
- [UART(FPGA).Rar] - FPGA-based UART serial communication con
- [lift_VHDLDocument] - The elevator running program is describe
- [UART] - Using FPGA to achieve the RS232 asynchro
- [EthernetPHY] - Ethernet physical layer transceiver code
- [DE2_USB_API] - An example of USB debugging on the devel
- [serialport12.25zsb] - Via a serial port receives a return valu
- [control_system3] - This is a matlab do antenna turntable co
- [uart] - The multi-serial code of ALTERA chip is
File list (Check if you may need any files):