Description: Verilog do is simplify the MIPS32 instruction set. Some small problems, and use can be found, is to learn from good information. If necessary, can contact me.
To Search:
- [liumeiti] - Streaming media network streaming media
File list (Check if you may need any files):
Mips_Top
........\add32.v
........\ALU32.v
........\ALU32.v.bak
........\ALUDecoder.v
........\clock_gen.v
........\Controler.v
........\db
........\..\altsyncram_7201.tdf
........\..\altsyncram_bkf1.tdf
........\..\altsyncram_u501.tdf
........\..\Mips_Top.asm.qmsg
........\..\Mips_Top.asm_labs.ddb
........\..\Mips_Top.cbx.xml
........\..\Mips_Top.cmp.bpm
........\..\Mips_Top.cmp.cdb
........\..\Mips_Top.cmp.ecobp
........\..\Mips_Top.cmp.hdb
........\..\Mips_Top.cmp.logdb
........\..\Mips_Top.cmp.rdb
........\..\Mips_Top.cmp.tdb
........\..\Mips_Top.cmp0.ddb
........\..\Mips_Top.cmp_bb.cdb
........\..\Mips_Top.cmp_bb.hdb
........\..\Mips_Top.cmp_bb.logdb
........\..\Mips_Top.cmp_bb.rcf
........\..\Mips_Top.dbp
........\..\Mips_Top.db_info
........\..\Mips_Top.eco.cdb
........\..\Mips_Top.eds_overflow
........\..\Mips_Top.fit.qmsg
........\..\Mips_Top.hier_info
........\..\Mips_Top.hif
........\..\Mips_Top.map.bpm
........\..\Mips_Top.map.cdb
........\..\Mips_Top.map.ecobp
........\..\Mips_Top.map.hdb
........\..\Mips_Top.map.logdb
........\..\Mips_Top.map.qmsg
........\..\Mips_Top.map_bb.cdb
........\..\Mips_Top.map_bb.hdb
........\..\Mips_Top.map_bb.logdb
........\..\Mips_Top.pre_map.cdb
........\..\Mips_Top.pre_map.hdb
........\..\Mips_Top.psp
........\..\Mips_Top.pss
........\..\Mips_Top.rpp.qmsg
........\..\Mips_Top.rtlv.hdb
........\..\Mips_Top.rtlv_sg.cdb
........\..\Mips_Top.rtlv_sg_swap.cdb
........\..\Mips_Top.sgate.rvd
........\..\Mips_Top.sgate_sm.rvd
........\..\Mips_Top.sgdiff.cdb
........\..\Mips_Top.sgdiff.hdb
........\..\Mips_Top.signalprobe.cdb
........\..\Mips_Top.sim.cvwf
........\..\Mips_Top.sim.hdb
........\..\Mips_Top.sim.qmsg
........\..\Mips_Top.sim.rdb
........\..\Mips_Top.sld_design_entry.sci
........\..\Mips_Top.sld_design_entry_dsc.sci
........\..\Mips_Top.smp_dump.txt
........\..\Mips_Top.syn_hier_info
........\..\Mips_Top.tan.qmsg
........\..\Mips_Top.tis_db_list.ddb
........\..\prev_cmp_Mips_Top.asm.qmsg
........\..\prev_cmp_Mips_Top.fit.qmsg
........\..\prev_cmp_Mips_Top.map.qmsg
........\..\prev_cmp_Mips_Top.qmsg
........\..\prev_cmp_Mips_Top.sim.qmsg
........\..\prev_cmp_Mips_Top.tan.qmsg
........\..\wed.wsf
........\Dmemory32.v
........\Dmemory32.v.bak
........\Ifetch32.v
........\Ifetch32.v.bak
........\mips32.mif
........\Mips_Top.asm.rpt
........\Mips_Top.done
........\Mips_Top.dpf
........\Mips_Top.fit.rpt
........\Mips_Top.fit.smsg
........\Mips_Top.fit.summary
........\Mips_Top.flow.rpt
........\Mips_Top.map.rpt
........\Mips_Top.map.smsg
........\Mips_Top.map.summary
........\Mips_Top.pin
........\Mips_Top.pof
........\Mips_Top.qpf
........\Mips_Top.qsf
........\Mips_Top.qws
........\Mips_Top.sim.rpt
........\Mips_Top.sof
........\Mips_Top.tan.rpt
........\Mips_Top.tan.summary
........\Mips_Top.v
........\Mips_Top.v.bak
........\Mips_Top.vwf
........\Registers32.v