Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: watchver Download
 Description: The clock to prepare a VHDL process, all source code packaged Upload
 Downloaders recently: [More information of uploader franklinjin]
 To Search:
File list (Check if you may need any files):
watchver
........\cnt60.v
........\core.tpl
........\dcm1.v
........\dcm1.xaw
........\dcm1_arwz.ucf
........\decode.v
........\hex2led.v
........\readme
........\smallcntr.v
........\statmach.v
........\stopwatch.v
........\stopwatch.vcd
........\stopwatch_tb.tf
........\stopwatch_tb.v
........\stopwatch_tb_timing.tf
........\tenths.edn
........\tenths.v
........\tenths.veo
........\tenths.xco
........\watch_ver.ise
    

CodeBus www.codebus.net