Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Programming Download
 Description: Set asynchronous reset D flip-flop, based on the VHDL hardware description language simulation.
 Downloaders recently: [More information of uploader jinpryo]
 To Search:
File list (Check if you may need any files):
异步置位复位D触发器
...................\a.asm.rpt
...................\a.done
...................\a.fit.rpt
...................\a.fit.smsg
...................\a.fit.summary
...................\a.flow.rpt
...................\a.map.rpt
...................\a.map.summary
...................\a.pin
...................\a.qpf
...................\a.qsf
...................\a.qws
...................\a.sim.rpt
...................\a.tan.rpt
...................\a.tan.summary
...................\a.vhd
...................\a.vwf
...................\db
...................\..\a.asm.qmsg
...................\..\a.cbx.xml
...................\..\a.cmp.cdb
...................\..\a.cmp.hdb
...................\..\a.cmp.kpt
...................\..\a.cmp.logdb
...................\..\a.cmp.rdb
...................\..\a.cmp.tdb
...................\..\a.cmp0.ddb
...................\..\a.dbp
...................\..\a.db_info
...................\..\a.eco.cdb
...................\..\a.eds_overflow
...................\..\a.fit.qmsg
...................\..\a.hier_info
...................\..\a.hif
...................\..\a.map.cdb
...................\..\a.map.hdb
...................\..\a.map.logdb
...................\..\a.map.qmsg
...................\..\a.pre_map.cdb
...................\..\a.pre_map.hdb
...................\..\a.psp
...................\..\a.rtlv.hdb
...................\..\a.rtlv_sg.cdb
...................\..\a.rtlv_sg_swap.cdb
...................\..\a.sgdiff.cdb
...................\..\a.sgdiff.hdb
...................\..\a.signalprobe.cdb
...................\..\a.sim.hdb
...................\..\a.sim.qmsg
...................\..\a.sim.rdb
...................\..\a.sim.vwf
...................\..\a.sld_design_entry.sci
...................\..\a.sld_design_entry_dsc.sci
...................\..\a.syn_hier_info
...................\..\a.tan.qmsg
...................\..\wed.zsf
    

CodeBus www.codebus.net