Description: Ic simulation test procedures, test vectors we use random vector generation, it is assumed that a person point of failure exist sa-0 or sa-1 fault, by the randomly generated vectors to test the entire circuit, if the output value and the non-fault circuit different values, then test the success of the vector can detect the fault.
To Search:
- [RWICCard] - 8051 assembly language prepared by the I
- [CVenus] - This is my part-time two years ago for a
- [dianlu] - There are 2002 general circuit schematic
File list (Check if you may need any files):
仿真.cpp
Download