Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: data_rom Download
 Description: Generate a sine wave, the use of VHDL in the macro function modules
 Downloaders recently: [More information of uploader zts_1986]
 To Search: sine
  • [sineROM] - own written on a sine (32X24) procedures
  • [ddswase] - dds signal generator, can generate any f
  • [LPM] - LPM
File list (Check if you may need any files): 
data_rom.vhd

CodeBus www.codebus.net