Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: xapp851 Download
 Description: The xapp851.zip archive includes the following subdirectories. The specific contents of each subdirectory below: \rtl - HDL design files \sim - simulation files \synth- Synthesis related files \par - Place/Route related files
 Downloaders recently: [More information of uploader double-922]
 To Search: rtl xapp851
  • [async_fifo] - asynchronous fifo write verilog HDL code
File list (Check if you may need any files):
par
...\hwtb_ddr1_top.ucf
readme.txt
rtl
...\CLK_module.vhd
...\ddr1_backend_fifos.vhd
...\ddr1_controller.vhd
...\ddr1_parameters.vhd
...\ddr1_rd_wr_addr_fifo.vhd
...\ddr1_top.vhd
...\ddr1_wr_data_fifo_16.vhd
...\hwtb_ddr1_top.vhd
...\phy_adr_out.vhd
...\phy_ctrl_out.vhd
...\phy_data_read.vhd
...\phy_data_write.vhd
...\phy_dq_align.vhd
...\phy_init.vhd
...\phy_ptn_gen.vhd
...\phy_rden_align.vhd
...\phy_top.vhd
...\PKG_PRBS.vhd
sim
...\ddr.v
...\ddr_parameters.vh
...\do_hwtb_ddr1_top.do
...\tb_HWTB_ddr1_top.vhd
...\wv_hwtb_ddr1_top.do
synth
.....\hwtb_ddr1_top.prj
.....\hwtb_ddr1_top.sdc
    

CodeBus www.codebus.net