Description: A full adder, VERILOG implementation, including test papers, test available, please download, a common study
To Search:
File list (Check if you may need any files):
bitadder
........\Adder1Bit.v
........\Adder3Bit.v
........\test.vec
........\testbench.v
Download