Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: send_test Download
 Description: Input clock, can be an effective signal, as well as periodic synchronization signal, at the same time can be 8-byte clock output data
 Downloaders recently: [More information of uploader baitianshi000]
 To Search:
File list (Check if you may need any files): 
send_test.txt

CodeBus www.codebus.net