Description: The module for the divider, the clock frequency 1KHz frequency per minute into the first clock frequency In fact, the source can be any integer frequency, mainly to allow the value of N is set up the corresponding figure
To Search:
- [fenpinqi11] - divider based on FPGA design, has adopte
File list (Check if you may need any files):
divider.vhd